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Abstract
The TAXI Fiber Optic Interface Support Module (TAXI-ISM) is a printed circuit
board (PCB) that is part of a larger system called the Airborne Seeker Test Bed
Data Multiplexer II, developed by MIT Lincoln Laboratory Group 105. The primary
purpose of the TAXI-ISM is to implement the interfaces between the Data Multiplexer
II and all fiber optic sensors. The TAXI-ISM can receive up to two 15 MByte/sec fiber
optic channels. Data is received in the form of serial fiber optic bytes by the TAXI-
ISM, and sequenced into 16-Bit words. After the serial bytes have been sequenced
into words, the TAXI-ISM processes the data streams, logging all status and error
conditions. It then arbitrates between the two channels and transmits a single data
stream to the Data Multiplexer II. This data is sent in the form of parallel words to
from a 30 MByte/sec data stream.
Thesis Supervisor: James L. Kirtley, Jr.
Title: Professor of Electrical Engineering
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Chapter 1
Introduction
The TAXI Fiber Optic Interface Support Module (TAXI-ISM) is a printed circuit
board (PCB) that is part of a larger system called the Airborne Seeker Test Bed
Data Multiplexer II, developed by MIT Lincoln Laboratory Group 105. TAXI stands
for Transparent Asynchronous Xmitter-Receiver Interface [1]. The notion of TAXI
comes from the TAXIchip set developed by Advanced Micro Devices. The TAXIchip
set provides the means to establish a transparent high speed serial link between two
high performance parallel buses [1].
The primary purpose of the TAXI-ISM is to implement the fiber optic interfaces
between the Data Multiplexer II system and all fiber optic input streams. The TAXI-
ISM uses the TAXIchip protocols to receive fiber optic serial communications from
outside sources. The complete TAXIchip set involves a transmitter and a receiver.
An outside source uses a TAXIchip transmitter and a serial fiber optic data link
transmitter to serially encode and transmit data using a fiber optic cable. The TAXI-
ISM then uses a serial fiber optic data link receiver and a TAXIchip receiver to receive
fiber optic data streams and convert them into parallel data streams. The TAXI-ISM
processes the data streams and sends them to the remainder of the Data Multiplexer
II system.
The input stream arrives in frames of data. Frames are of variable length, but
are preceded by between one and four frame synchronization bytes. The number of
bytes that the TAXI-ISM uses to look for the beginning of a frame can be set by
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internal control registers. The process of searching for the beginning of a frame is
called frame synchronization. The TAXI-ISM can handle up to two channels of data.
It processes frames of data for each channel and stores them in buffer memory. The
TAXI-ISM then generates an address for each data and writes an output data stream
to the remainder of the Data Multiplexer II system.
The design of the TAXI-ISM involved various stages. The initial stage involved
the design of the hardware schematics for the system. This included logic design,
which was accomplished using electronically programmable logic devices (EPLDs).
Strict timing analysis was then performed on all control and data signals to verify
the design of the system. After the design was completed, research was conducted
to find the appropriate components for the printed circuit board. Cost/performance
tradeoffs were taken into account. Finally, the artwork for the physical PCB was
designed using the schematic diagrams and component mechanical data. The parts
were placed on the PCB in an efficient manner, and an auto-router was used to
connect the signals with metal traces.
The TAXI-ISM consists primarily of three modules: Control Module, Receiver
Module, and Data Module.
Chapter 2 describes the design of the Control Module, including a detailed de-
scription of control interfaces, control registers, and control functions.
Chapter 3 describes the architecture and implementation of the Receiver Module.
This includes a functional description, a description of the receiver interface, hardware
implementation, and logic design.
Chapter 4 describes the design of the Data Module, including a description of the
data interfaces with the remainder of the Data Multiplexer II System.
Chapter 5 summarizes the entire design process of the TAXI-ISM system printed
circuit board, detailing all design phases and their involvement. It also describes the
current status of the TAXI-ISM.
12
1.1 Motivations for Development
The purpose of the Data Multiplexer II is to provide improved capabilities over the
original Data Multiplexer I. The system primarily provides a base system for receiving
and transferring data from various radar and sensor systems to a digital cassette
recorder. It receives data from various sensors, multiplexes and formats the data
streams appropriately, and transfers the data to an Ampex Digital Cartridge Recorder
System (Ampex DCRS).
MIT Lincoln Laboratory intends to use the Data Multiplexer II system to per-
form missile studies. An array of various sensors was placed on an airplane owned by
MIT Lincoln Laboratory. This array forms the Airborne Seeker Test Bed (ASTB).
The ASTB is currently connected to a Data Multiplexer I, which is then connected
to a single Ampex DCRS. MIT Lincoln Laboratory plans to shoot missiles past the
airplane in mid-flight, and record various data such as radar footprints, infrared sig-
natures, etc. Analysts can later review the data recorded, and draw appropriate
conclusions. Since missiles are very expensive, MIT Lincoln Laboratory would like
to record all possible information from each missile, and repeat launchings as infre-
quently as possible. Due to the cost of an Ampex DCRS, as well as the quantity of
sensor data streams, only a few Ampex DCRS systems have been obtained. In order
to prevent repeated missile launchings, the Data Multiplexer I was built to buffer
and multiplex data streams to a single Ampex DCRS. This provided for a simple,
efficient, cost-effective solution.
A shortcoming of the original Data Multiplexer I is that is does not meet the
intended performance specifications. The proposed project goal for the Data Multi-
plexer I was to achieve data transmission rates of 30 MBytes/sec between sensors and
the Ampex recorder. This goal has not been met by the existing Data Multiplexer
I, which operates at data rates of only 10 MBytes/sec. Failure to meet the proposed
system specifications motivated the development of a new improved system called the
Data Multiplexer II. The new Data Multiplexer II will replace the old Data Multi-
plexer I in the ASTB program, providing all the functionality of a Data Multiplexer
13
I in addition to new features.
The Data Multiplexer II represents a significant improvement over the existing
Data Multiplexer I. The main attribute of the new system is that it achieves the sys-
tem specification of an overall 30 MByte/sec data transmission rate between sensors
and an Ampex DCRS.
Another motivation for the development of the Data Multiplexer II is modular-
ity. Most of the sensor systems are generic sensors that can record parallel digital
data directly to an Ampex DCRS via parallel emitter-coupled logic (ECL) twisted-
pair transmission lines. The transmission of parallel data via twisted-pair cable over
long distances is both impractical and unreliable. As a result, fiber optic input ca-
pability was added to the Data Multiplexer I. The Data Multiplexer I system now
interfaces with several sensors via TAXI-type serial fiber optic data links to facilitate
and improve data transfers between the sensors and the Data Multiplexer I over long
distances. As a result, the original system contains several different interface cards
for each type of sensor that it can interface to. These specialized interface boards
contain a tremendous amount of redundant hardware and logic.
The new Data Multiplexer II system replaces each specialized interface card with
a Generic Buffer Channel (GBC) card that contains all of the redundant hardware.
Several interface support modules were developed as extensions of the GBC card to
interface with specific sensor types. The GBC card controls the operation of the
interface support modules, and acts as an interface between the interface support
modules and the rest of the Data Multiplexer II system.
The TAXI-ISM was designed to replace the existing fiber optic interface card from
the old Data Multiplexer I. Coupled with a GBC card, the TAXI-ISM implements
the necessary interfaces between the Data ?Mlultiplexer II and all fiber optic sensors.
Figure 1-1 shows the coupling of a TAXI-ISM with a GBC card.
14
8-bit Serial
Fiber Optic 1
8-bit Serial
Fiber Optic 2
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Data Multiplexer II
System
Figure 1-1: Block Diagram of a TAXI-ISMI/GBC Interface Module
1.2 Functional Overview
The TAXI-ISM can receive and process up to two 15 MByte/sec fiber optic channels.
These data streams are designated Channel 1 and Channel 2. Data is received in
the form of serial fiber optic transmission bytes, sequenced into 16-Bit words, and
stored in a buffer. The TAXI-ISM then processes each sequenced word, checking for
error and status conditions. Some common errors are a data transmission violation
produced during the serial fiber optic transmission, or carrier loss produced by a dark
fiber optic cable.
After the serial bytes have been sequenced into words, the TAXI-ISM arbitrates
between the two channels and transmits data to the remainder of the Data Multi-
plexer II system. The TAXI-ISM implements a "round-robin arbiter" under normal
operating conditions, but gives priority to those data streams which require immedi-
ate attention during busy periods. A round-robin arbiter simply gives each channel
a turn to write data; first Channel 1 is given the opportunity to write data, then
Channel 2, and so on and so forth. If either channel does not have any data to write,
it will give up its slot to the other channel. During periods of heavy channel activity,
those channels that are approaching buffer full conditions will be given priority to
those with less activity.
Data transmitted to the remainder of the Data Multiplexer system is sent to the
GBC card in the form of 16-bit parallel words to form a 30 NMByte/sec data stream.
An address field is also sent with each word in the data stream. Each channel has a
separate address space in GBC memory, and this address indicates where the data
words for each channel are to be written. In this manner, data in the address space
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for Channel 1 belongs to Channel 1, and those in the Channel 2 space belong to
Channel 2.
A final concept in the operation of the TAXI-ISM is the Coherent Processing
Interval (CPI). A CPI serves to synchronize the arriving input data stream with the
remainder of the Data Multiplexer II system, and to prevent memory overflow for
each channel. At the start of a new CPI, all the address generators are reset to the
base address in each address space, and the TAXI-ISM continues to process data for
each channel.
Figure 1-2 shows a block diagram of the entire Data rMultiplexer II system. Fig-
ure 1-2 also illustrates how the TAXI-ISM fits in with the rest of the Data Multiplexer
II system. The Data Multiplexer II consists of several interface modules consisting of
a GBC card and an interface support module (ISM). The TAXI-ISM implements one
type of interface support module. Another type is the Multi-Band Interface Support
Module (MB-ISM). The MB-ISM handles the interface issues concerning wideband
and narrowband video or radar data streams. Several interface modules are integrated
into each Data Multiplexer II to provide access to various data streams. Both ISM
types are shown in Figure 1-2.
The Data Multiplexer II combines or multiplexes the data streams from each
interface module into one data stream that is recorded to an Ampex DCRS (hence
the name Data Multiplexer II). An additional module in the Data Multiplexer II is
the Integrated XBUS Controller (IXC) card, which performs the actual multiplexing
of the data streams and controls the operation of the Ampex DCRS. The IXC card
also tags each data sample with the GBC identification number and channel from
which the data sample originated from. This allows analysts to later review the data
recorded to the Ampex DCRS and match the data to the specific sensor.
1.3 Block Diagram
A block diagram of the TAXI-ISM is shown in Figure 1-3. The block diagram is
intended as a guideline and as a point of reference, and does not reflect the actual
16
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Figure 1-2: Block Diagram of the Entire Data Multiplexer II System
physical arrangement of the TAXI-ISM.
1.4 Subsystem Layout
The TAXI-ISM consists primarily of three modules: Control Module. Receiver Mod-
ule, and Data Module. The Control Module operates the Receiver and Data Modules,
and does not actually process the data streams. Both channels of data are received
and processed by the Receiver Module, and then transmitted to the GBC card through
the Data Module.
The Control Module is responsible for the operation of the TAXI-ISM system. The
GBC card operates the TAXI-ISM through a series of control and status registers.
These registers are 16-Bit read/write or read-only registers, and are defined in the
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Figure 1-3: Block Diagram of the TAXI-ISM
TAXI-ISM control register address space. A Control Interface exists between the
TAXI-ISM and the GBC card by which the GBC card accesses and operates the
Control Module.
The Receiver Module is responsible for receiving both channels of fiber optic in-
put from outside sources through a Receiver Interface. The Receiver Module will
sequence the 8-bit serial transmissions received through the Receiver Interface into
16-bit parallel words, recording all error and status conditions. The Receiver Module
will then put data from both channels into buffers in preparation for transmission to
the rest of the Data Multiplexer II system.
The Data Module is responsible for transmitting the 30 MByte/sec parallel data
stream to the GBC card. The Data Module writes data to the GBC card through
a Data Interface. The Data Module arbitrates between the two channels, giving
18
priority to those channels that are experiencing heavy traffic. The Data Module is
also responsible for calculating the appropriate address field for each data sample.
An additional feature of the Data Module is a Built-in Test function (BIT). The BIT
function provides the means to generate a known data pattern to be transmitted
to the GBC card to test the TAXI-ISMI/GBC Data Interface. The BIT function is
capable of generating a 16-Bit pseudo-random noise pattern or an alternating bit
pattern. During normal operation, the BIT module will appear transparent to the
Data Module and will not affect the data stream. During BIT operation, the BIT
module will inject the appropriate pattern to test the TAXI-ISM/GBC Data Interface,
ignoring all incoming fiber optic data patterns.
1.5 System Input/Outputs
The TAXI-ISM will accept both channels through fiber optic data links designated
J1 and J2 for Channel 1 and Channel 2, respectively. Control signals for the Control
Module and the Data Module are provided through a connector designated P1 on the
TAXI-ISM, and will be discussed in subsequent chapters.
1.6 EPLD File Tutorial
The EPLDs in this project were designed and programmed using the commercially
available Altera family of EPLDs. This section provides a tutorial for reading and
understanding the EPLD files that were used in this project to implement the logic
for the TAXI-ISM.
The EPLD code consists of primarily four sections: Design Section, Subdesign
Section, Variable Section, and Logic Section. The Design Section declares the pin
assignments for the EPLD by assigning physical pin numbers to each input and output
signal. Unspecified pin numbers are unconnected in the actual device.
The Subdesign Section declares the actual input and output signals of the EPLD.
The Subdesign Section also assigns a physical type, INPUT, OUTPUT, or BIDIR
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(for bi-directional or tri-state signals) to each signal.
The Variable Section declares the logic type of each input/output pin. Logic types
are either DFF for DQ flip flops, DFFE for DQ flip flops with enable signals, TRI
for tri-state buffers, or SOFT for non-inverting buffers. Flip flops have the standard
signals: d, q, clrn, prn, and clk; these signals are accessed by name.signal. This
section also declares the finite state machines (FSMs) used in the EPLD, as well as
any other internal logic variables needed for the operation of the EPLD. The Variable
Section also contains a Default Section, where values of any signals that are not driven
to a specific logic level are declared.
The Logic Section contains the combinational logic equations used in the EPLD,
and begins after the Default Section of the Variable Section. This section implements
the combinational logic for the EPLD using internal logic variables or external inputs
to the EPLD. The Logic Section uses syntax similar to conventional C programming,
such as "IF-THEN" clauses and "CASE" statements.
As a result of logic programming, two additional designations are assigned to each
EPLD besides the manufacturer part number. A reference designator, such as U20,
is assigned to each integrated circuit chip. Programmable components are assigned
an additional file designator to indicate the file name that was used to program the
circuit chip. A sample designation for an EPLD might be U20, 13022 (reference
designator U20, file 13022).
20
Chapter 2
Control Module
The Control Module is responsible for the operation of the TAXI-ISM system, includ-
ing the Receiver and Data Module. Operation of the TAXI-ISM is achieved primarily
through writing and reading 16-bit control registers. Each control register has a dis-
tinct address and function. The Control Module manages control register reads and
writes, performs card resets, and controls the data flow through the Receiver and
Data Module.
Table 2.1 shows the input and output signals that make up the interface between
the Control Module and the GBC card. Active low signals are followed by the letter
N, indicating that they operate according to active low signal levels.
The signal CLK is a 32 MHz clock signal provided by the GBC card. This signal
is used as the system clock for most subsystems of the TAXI-ISM card.
TAXI-ISM system resets are controlled by the RESETN signal. During a card
reset, all registers are set to their default, startup condition, all buffer memory is
erased, and all address counters are reset to their base addresses.
The signals INTRN, ILEV[2..0], and IACKN are for generating interrupt requests
through the host Data Multiplexer II system. The TAXI-ISM is not responsible
for generating interrupt requests, and INTRN and ILEV[2..0] will be driven to an
inactive state, but included for future compatability. The Control Module will ignore
all transitions on the IACKN signal.
The remaining signals are involved with actual control register read and write
21
Signal Description Direction
CLK 32 MHz system clock Input
RESETN Board reset signal Input
INTRN Interrupt request Output
ILEV[2..0] Interrupt level Output
IACKN Interrupt Acknowledge Input
CTLWRLON Control register write low Input
CTLWRHIN Control register write high Input
CTLRDN Control register read Input
ACKN Control read/write acknowledge Output
CTLADDR[5..0] Control address bus Input
CTLDATA[15..0] Control data bus Bidirectional
Table 2.1: Control Module Inputs and Outputs
operations. The control address bus, CTLADDR[5..0], will contain the address of
the control register that is being accessed during a control write or read operation.
The control data bus, CTLDATA[15..0], will contain the data to be written to a
register during a control write, or the data read from a register during a control read.
The signal CTLRDN is the control read strobe, and the signals CTLWRLON and
CTLWRHIN are the control write strobes.
A block diagram of the Control Module is shown in Figure 2-1. The Control
Module consists of two Finite State Machines (FSMs) to control read and write op-
erations. In addition to the Control Write FSM and Control Read FSM, two generic
control registers are shown in Figure 2-1. The Control Read FSM decodes the address
on the control address bus during a read operation, and drives data onto the control
data bus by enabling the output buffer of the appropriate control register. During
a control write, the Control Write FSM decodes the address on the control address
bus, and writes the data from the control data bus to the appropriate register by
enabling the input buffer from the data bus to the register. Figure 2-1 is intended
as a guideline and as a point of reference, and does not reflect the actual physical
arrangement of the Control Module.
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Control Address Bus
CTLWRLON
CTLWRHIN
*0 
CTLRDN
*0 
Control Data Bus
Figure 2-1: Block Diagram of the Control Module
2.1 Hardware Implementation
The logic for the Control Module is encapsulated in an Altera EPLD, manufacturer
part number EPM7192GC160-12. The primary control EPLD is designated U6, and
is shown in section B of Figure B-3. This control EPLD manages most of the major
control functions. The logic for the device is shown in Appendix C.2. This file contains
all of the control logic that was used to implement the Control Module. It contains
finite state machines to control register reads and writes, all Control Module control
registers, and the logic to control an external serial electrically erasable programmable
read-only memory (E2PROM).
The E2PROM was used to implement an identification device for the PCB. The
E2PROM will contain information such as project revision level, schematic file names,
23
EPLD file names, etc. The E2 PROM is shown in section C1 of Figure B-3, manu-
facturer part number X25040P. The Control Module can read or write information
serially to this E2 PROM upon request through control registers. A hardware write
protection scheme was implemented to protect the information in the serial E2PROM
once it has been programmed. The signal IDWPOUTN functions as a write pro-
tect input for the serial E2PROM. A jumper, JP1, was inserted between the control
EPLD output for IDWPOUTN and the E2 PROM's input. The E2PROM side of the
jumper was then tied to ground through a 4.7 KOhm resistor. During programming
of the serial E2 PROM, the jumper should be installed, and the Control Module can
control the IDWPOUTN signal, driving it high during a write and low during write
protection. Once the identification device has been programmed with the proper in-
formation, the jumper can be removed from the PCB, and the IDWPOUTN input
to the serial E2 PROM will stay grounded, protecting the programmed information
for future writes, regardless of the Control Module output. The Control Module can
then read the true state of the IDWPOUTN signal as defined by the jumper before
it attempts to write to the serial E2PROM, preventing any accidental or extraneous
writes.
A transparent latch, manufacturer part number IDT74FCT573TSO, was used to
latch the address presented on the control address bus, CTLADDR[5..0], from the
control interface. The transparent latch is shown in section B3 of Figure B-3. The
Control Module controls the latch enable signal, CADDRLE, allowing it to know
precisely when the address is valid and invalid.
2.2 Control Register Memory Map
Operation of the TAXI-ISM is achieved primarily through writing and reading 16-
bit control registers. All registers are either read/write or read-only. No write-only
registers were implemented.
The TAXI-ISM implements a sixty-four register address space. Each register has a
unique 6-bit address defined by the control address bus, CTLADDR[5..0]. Table A.1
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shows the control register address map. Some registers are designated "Reserved for
future use," meaning that they are currently undefined. Write operations to these
registers will have no effect, and read operations of these registers shall return all
zeroes. In addition, some bits within each register are also reserved. Write operations
to reserved bits will have no effect, and read operations to reserved bits shall return
all zeroes. All bits in each register default to zero upon reset or power up, except
where specified.
Control registers were implemented as banks of DQ flip flops with enables, making
them suitable for storage inside an EPLD. Since there are several EPLDs on the
TAXI-ISM, it was more efficient to store relevant control registers in separate EPLDs
instead of in a single EPLD; however, the main control EPLD, 13021, still manages
all the control read and write operations.
The Control Module registers are stored in EPLD 13021, reference designator U6.
These are located in address OxO0 (hex) to 0x09 and OxOC to OxiF.
Each Channel has its own specific registers. A separate EPLD was implemented
for each channel. The Channel 1 registers are located at addresses 0x20 to 0x27,
and these are contained in EPLD 12847, reference designator U5. The Channel 2
registers are located at addresses 0x30 to 0x37, and these are contained in EPLD
12847, reference designator U13.
The remaining registers belong to the Data Module. The BIT functions of the
Data Module are contained in a separate EPLD. These registers are located at ad-
dresses OxOA and OxOB, and are stored in EPLD 13022, reference designator U20. An
additional set of registers called Ending Address Registers also belong to the Data
Module. Ending address registers store the last address written by the Data Module
incremented by one for the previous CPI, and are used to perform length calculations.
They are located in addresses 0x28 to 0x2D, and are stored in EPLD 13035, reference
designator U21.
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2.3 Control Register Descriptions
This section describes the bit definitions of each of the TAXI-ISM control registers.
2.3.1 PCB Identification Control/Status Register
This register controls the reading and writing of the X25040P serial E2 PROM, and
implements part of the PCB Identification Device as described in Section 2.1. This
register is a 16-bit read/write register located at address offset 0x01. Bits 15 to 2 are
reserved for future use.
Bits 2 to 1 implement the hardware write protection function discussed in Sec-
tion 2.1. Bit 1 is the Control Module output for the write-protect signal to the serial
E2PROM. The Control Module can write a logic low (0) on bit 1 to attempt to put
the PCB Identification Device in write protected mode, or it can write a logic high
(1) to attempt to enable writing to the X25040P. Bit 2 shows the true state of the
serial E2PROM write enable signal, which is derived from the physical pin on the
X25040P.
Bit 0 implements a chip select function, whereby the Control Module can manually
control the chip select of the X25040P chip. A logic low (0) deselects the X25040P,
and a logic high (1) selects the E2 PROM.
2.3.2 PCB Identification Data Register
This register is used to provide the data interface to the X25040P serial E2 PROM,
and is a 16-bit read/write register located at address offset 0x03. Bits 15 to 8 are
reserved.
Bits 7 to 0 contain the data to interface with the X25040P. During a write to
the E2 PROM, the data that will be written to the serial E2 PROM is placed in this
register by the Control Module. During a read operation, the data that will be read
from the serial E2PROM will be placed in this register by the X25040P after a read
cycle has completed.
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2.3.3 Control Register
This register is the primary control register for the TAXI-ISM. It is a 16-bit read/write
register located at address offset 0x08. Bits 15 to 1 are reserved for future use.
Bit 0 controls the operation of the Receiver and Data Modules. When this bit
is a logic low (0), operation of the Receiver and Data Module is suspended and the
TAXI-ISM is put into an idle mode. No data is received by the Receiver Module
through the Receiver Interface, no data is written by the Data Module through the
Data Interface, and no error or status conditions are logged. When this bit is a logic
high (1), the TAXI-ISM operates in a normal state.
The Control Module is not affected by the operation of this bit, and never enters
an idle mode. All control registers will still function in idle mode. The purpose of
this bit is to allow proper initialization of the TAXI-ISM without any interference
from incoming data.
2.3.4 Error Register
This register is the primary error register for the TAXI-ISM, and logs all major card
errors. It is a 16-bit register located at address offset 0x09. Bits 15 to 4 and 1 to 0
are reserved for future use.
Bit 3 represents a GBC Data Interface overflow. Data is written by the Data
Module to the GBC card through the Data Interface, and eventually stored in GBC
buffer memory. If an overflow of the GBC buffer memory is detected by the Data
Module, this bit shall be written with a one, otherwise it shall be a zero.
Bit 2 represents a data loss error. If the TAXI-ISM detects that data has been
lost, it shall set this bit. Data loss can occur as a result of a GBC Data Interface
overflow (signified by bit 3), or if any of the Data Module address generators overflow
(which will overwrite previous data causing the data loss).
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2.3.5 Built-in Test Control Register
This register controls the operation of the Built-in Test function of the Data Module,
and is a 16-bit read/write register located at address OxOA. Bits 15 to 12 are reserved
for future use.
Bits 11 to 7 determine the test pattern to be generated by the BIT function.
A value of ObOO00000 (binary) selects alternating data, where the bits of the pattern
alternate between 1 and 0. A value of Ob00001 selects pseudo-random noise patterns.
All other values of bits 11 to 7 are reserved for future use.
Bits 6 to 1 determine the BIT duty-cycle. The BIT function simulates an ac-
tive/inactive duty cycle of 1,024 writes to the GBC card. Table A.2 shows the defi-
nitions for the duty-cycle selectors. For example, a selection of Ob000011 will select
a duty-cycle of 512 active cycles and 512 inactive cycles. During the active portion
of the duty-cycle, the Data Module is free to send data to the GBC card through the
Data Interface. During the inactive portion of the duty-cycle, the Data Module will
not send any data to the GBC card. This feature allows the TAXI-ISM to simulate
bursty data streams, and test the variation of the Data Module to changes in data
rates.
Bit 0 enables or disables the BIT functions. A logic low (0) disables BIT functions;
a logic high (1) enables BIT functions.
2.3.6 Built-in Test Base Pattern Register
This register specifies the base pattern used by the BIT function, and is a 16-bit
read/write register located at address OxOB.
For the alternating data pattern, this register selects the initial value. For ex-
ample, if the base pattern register contains OxAAAA (hex), then the BIT function
will generate the pattern OxAAAA, 0x5555, OxAAAA, etc. For pseudo-random noise
patterns, this selects the initial seed a random number generator will use to generate
the pseudo-random noise pattern.
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2.3.7 EPLD Identification Registers
This register is an EPLD identification register that contains the current revision
level of the logic programs that were used to program each EPLD. Every EPLD on
the TAXI-ISM is required to have an identification register. This register is a 16-bit
read-only register. Bits 15 to 8 are reserved, and bits 7 to 0 contain the revision level.
The initial revision shall have a value of zero. Subsequent revision levels shall have
sequentially increasing values.
There are a total of six EPLDs on the TAXI-ISM printed circuit board: the Chan-
nel 1 Receiver Module EPLD (12847), Channel 1 Receiver Module EPLD (12847),
Ending Address Register Controller EPLD (13035), Built-in Test Controller EPLD
(13022), and Control Module EPLD (13021). The functionality of each of these
EPLDs will be deferred to their relevant sections. The location of the respective
identification registers is shown in Table A.1.
2.3.8 Channel Control Register
This register implements the control for the Receiver Module. Each channel has a
Channel Control Register. The Channel 1 Control Register is located at address
0x21, and the Channel 2 Control Register is located at address 0x31. This is a 16-bit
read/write register. Bits 15 to 8 are reserved.
Bit 7 serves as a reset bit to the memory buffers. This bit defaults to 1 after a
card reset. A logic high (1) clears the memory buffer; a logic low (0) does not affect
the memory buffer.
Bit 6 serves as a TAXIchip receiver reset. A logic high (1) causes the TAXIchip to
reset its clock circuits and start receiving new data. A logic low (0) does not affect the
TAXIchip. If asserted, this signal should be asserted for a minimum of 1 millisecond
to ensure proper reset [1].
Bit 5 serves as a signal detect enable. The Receiver Module contains a signal
detect that monitors whether or not an active fiber optic cable is connected to the
input of the TAXI-ISM. If this bit is a logic high (1), then the Receiver Module will
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ignore incoming data unless the signal detect signal verifies that an active fiber optic
cable is connected to the input. If this bit is a logic low (0), then the Receiver Module
will record all data regardless of the state of the signal detect.
Bits 4 to 3 define the number of bytes to use for frame synchronization. The
Receiver Module scans the input stream for the frame synchronization bytes and sets
an appropriate status signal if it has found those bytes. A value of ObOO selects the
use of only one frame synchronization byte; Ob01 selects two bytes; OblO selects three
bytes; Obll selects four bytes.
Bit 2 defines the byte-to-word sequencing mode of the Receiver Module. If this
bit is a logic high (1), then the byte-to-word sequencing is reset when the TAXIchip
receives a valid synchronization signal. A logic low (0) will not affect the byte-to-word
sequencing.
Bits 1 to 0 define the method of byte-to-word sequencing. The Receiver Module
takes two sequential input bytes and sequences them into a single 16-bit word. A value
of Ob0 disables the byte-to-word sequencing; Ob01 selects the first byte received as
the most significant byte, and the second byte as the least significant byte; OblO
selects least significant byte first, most significant byte second; Obll is reserved for
future use.
2.3.9 Channel Status Register
This register contains the status flags for the Receiver Module. Each channel has a
Channel Status Register. The Channel 1 Status Register is located at address 0x22,
and the Channel 2 Status Register is located at address 0x32. This register is a 16-bit
read-only register. Bits 15 to 2 are reserved for future use.
Bit 1 records the status of the Receiver Module frame synchronizer. This bit is
set if the Receiver Module has detected the number of frame synchronization bytes
specified by bits 4 to 3 of the Channel Control Register.
Bit 0 records the status of the TAXIchip. This bit is set if the TAXIchip receives
valid synchronization.
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2.3.10 Channel Frame Synchronization Byte Registers
These registers provide the synchronization bytes that the Receiver Module can use
for frame synchronization. There are four possible bytes that the Receiver Module can
use for Frame Synchronization. Each byte can be selected by selecting the appropriate
mode using bits 4 to 3 of the Channel Control Register.
Each channel has four Channel Frame Synchronization Byte Registers. Channel
1's Frame Synchronization Byte Registers are located at addresses 0x23, 0x24, 0x25,
and 0x26. Channel 2's Frame Synchronization Byte Registers are located at addresses
0x33, 0x34, 0x35, and 0x36.
These registers are 16-bit read/write registers. Bits 15 to 8 of each register are
reserved for future use. Bits 7 to 0 contain the actual frame synchronization byte.
2.3.11 Channel Receiver Error Register
This register contains the Receiver Module receiver errors. Each channel has a Chan-
nel Receiver Error Register. The Channel 1 Receiver Error Register is located at
address 0x27, and the Channel 2 Receiver Error Register is located at address 0x37.
This is a 16-bit read/write register. Bits 15 to 4 are reserved for future use.
Bit 3 records if an overflow has occurred in the channel address generators, i.e. if
the address counters have passed their maximum address limit. Bit 2 records if the
channel buffer memory overflows due to a buffer full condition. Bit 1 records if an
error occurs during the fiber optic relaying of an input byte. Bit 0 records if a signal
loss has occurred.
2.3.12 Channel Ending Address Low Register
This register serves to record the low sixteen bits of the ending address for each
channel. The ending address is the last address written to the GBC card by the Data
Module before a new CPI is initiated, incremented by one. The ending addresses can
then be used in length calculations, recording the number of bytes written by each
channel during the previous CPI.
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The addresses written to the GBC card are twenty-two bits wide, so the ending
address was divided across two registers, a low and a high, since registers are only
sixteen bits wide. Each channel has a Channel Ending Address Low Register. The
Channel 1 Ending Address Low Register is located at address 0x28, and the Channel
2 Ending Address Low Register is located at address 0x2A. This is a 16-bit read-only
register. Bits 15 to 0 contain the low sixteen bits of the ending address.
2.3.13 Channel Ending Address High Register
This register serves to record the high six bits of the ending address for each Channel.
Each channel has a Channel Ending Address High Register. The Channel 1 Ending
Address High Register is located at address 0x29, and the Channel 2 Ending Address
High Register is located at address 0x2B.
This is a 16-bit read-only register. The Ending Address Register defaults to the
base address of each channel's address space after a card reset; 0x000000 for Channel
1 and 0x200000 for Channel 2. As a result, the Channel 2 Ending Address Register
High Register defaults to 0x0020 after a card reset. In addition, the Channel 2 Ending
Address High Register has one more bit than Channel 1 because the ending address
for Channel 2 can be as high as 0x400000 (Ox3FFFFF plus 1). Therefore, bits 15 to 6
of the Channel 1 Ending Address High Register are reserved for future use, and bits
5 to 0 contain the high six bits of the ending address for Channel 1. Bits 15 to 7 of
the Channel 2 Ending Address High Register are reserved for future use, and bits 6
to 0 contain the high seven bits of the ending address for Channel 2.
2.4 Control Register Write Operations
Control register writes are accomplished when the GBC card drives the control ad-
dress and data buses, CTLADDR[5..0] and CTLDATA[15..0], to valid signal levels
and asserts either of the control write lines, CTLWRHIN or CTLWRLON. All control
registers are sixteen bits wide. Asserting either control write line independently will
perform an eight bit write to the corresponding byte of the register, while leaving
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CTLWRn
CTLADDR
CTLDATA
ACKn
. L-I
Er1C
tA
~tAH
-- ACKOFF -_i
Name Description Min Max
tAS Address setup time before strobe low Ons
tDS Data setup time before strobe low Ons
tACK ON Delay from CTLWRn low to ACKn low Ons
tACK OFF Delay from CTLWRn low to ACKn low 0 ns 100 ns
tAH Address hold time after ACKn low 10 ns
tCH CTLWRn hold time after ACKn low 10 ns
tDH Data hold time after ACKn low 10 ns
Figure 2-2: Control Register Write Interface Timing Specifications
the other byte unaffected. For example, asserting CTLWRHIN will write the data on
the top byte of the control data bus to only the top eight bits (15 to 8) of a control
register. Asserting both control write lines simultaneously will write all sixteen bits
of the control data bus to the control register chosen by the CTLADDR[5..0] bus.
Once the Control Module completes writing to a control register, it asserts an
acknowledge signal, ACKN, to signify to the GBC card that the write operation has
completed. The Control Module will continue to assert the ACKN signal until both
of the control write lines have been deasserted. A diagram specifying the timing
constraints of a write operation is shown in Figure 2-2. Figure 2-2 details all of
the timing guarantees for inputs to the Control Module involved in a control write
operation, as well as all the timing constraints on the outputs of the Control Module.
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2.4.1 Selecting Control Registers
Each group of control registers is selected by a combinational logic variable. The
variable SELID is asserted (logic high) if the address on the control address bus
designates the Control Module EPLD (13021) Identification Register, address 0x2F.
The variable SELCTL is asserted if the control address bus is selecting a Control
Module register, all of which are located in addresses 0x00 to OxOF (see Table A.1).
The variable SELCHN is asserted if the control address bus is selecting a channel
register. All of the Channel 1 and 2 control registers are located in addresses 0x20
to 0x27 and 0x30 to 0x37, all of which are of the form Obl*0*** (where * denotes
a don't care). Using this strategy, the variable SELCHN is asserted if bits 5 and 3
have the values of 1 and 0, respectively. The variable SELRES is asserted if any other
control register is selected by the control address bus, i.e. those registers in addresses
0x28 to 0x2E.
The latch enable signal for the control address bus transparent latch was im-
plemented by logically ANDing the control read signal CTLRDN, the control write
signals CTLWRLON and CTLWRHIN, and the acknowledge signal ACKN. In this
manner, the address will be held valid by the transparent latch throughout an en-
tire control read or write operation, from the assertion of the control signal to the
deassertion of the acknowledge signal.
2.4.2 Control Write Finite State Machine
An independent finite state machine (FSM) was implemented in the Control Module
EPLD (13021) to manage control writes. This FSM is designated WRITEFSM. The
control write FSM consists of six states: WRITEIDLE, WRITEDATA, WRITEID-
WAIT, WRITECHN, WRITENOTSEL, and WRITEACK. A state diagram of the
control write FSM is shown in Figure 2-3.
The WRITEIDLE state waits for a control register write operation to begin. If
both control write lines are inactive, then the FSM stays in the WRITEIDLE state.
If the variable SELCTL and the control write line CTLWRLON are asserted, then
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Figure 2-3: State Diagram of the Control Write FSM
a Control Module register is selected and the write FSM will transition to the state
WRITEDATA. If SELCHN and CTLWRLON are asserted, then a channel control
register is selected and the write FSM will transition to the state WRITECHN. If
either CTLWRHIN or CTLWRLON is asserted and none of the selector variables
are asserted, then the selected register is not in the Control Module EPLD or the
Channel 1 and 2 Receiver Module EPLDs, and the write FSM transitions to the state
WRITENOTSEL.
The WRITEDATA state writes data to Control Module control registers. A case
statement in the WRITEDATA state writes the data on the low byte of the control
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data bus to the selected control register. An additional wait state is required if the
selected register is the PCB Identification Data Register, since writing to this register
initiates a write cycle to the X25040P serial E2PROM. If this register is selected, the
write FSM will transition to the WRITEIDWAIT state, otherwise it will transition
to the WRITEACK state.
The WRITEIDWAIT state initiates and waits for the completion of a write cy-
cle to the serial identification E2 PROM. A variable IDWRITE initiates the serial
write operation, and a variable IDLAGDONE signifies the end. The WRITEID-
WAIT state first asserts ID-WRITE, and then remains in this state until the variable
IDLAGDONE is a logic high. The write FSM then transitions to the WRITEACK
state.
The WRITECHN state manages writes to the Channel and 2 control registers.
The Receiver Module EPLDs perform the actual writing of the channel registers, and
then assert a channel acknowledge signal at the end of the write cycle. The Chan-
nel 1 and 2 control write acknowledges are provided by the variables CHiACK and
CH2ACK, respectively. The WRITECHN state waits for both of these acknowledges
to become asserted before proceeding to the state WRITEACK.
The WRITENOTSEL state is a wait state to allow for all control register writes
besides Control Module and channel registers to complete. Since all other modules
operate on the same system clock as the Control Module, only a single FSM state is
required to allow the completion of a control register write.
The final state in the write FSM is the state WRITEACK. The WRITEACK
state acknowledges the completion of a control write to the GBC card. This is done
by asserting the signal ACKN. This acknowledge is asserted until both control write
lines have been deasserted. Once this has occurred, the write FSM transitions back
to the state WRITEIDLE, where it waits for another control write to occur.
The logic for the control write FSM is shown in Appendix C.2.
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2.4.3 Other EPLD Control Write Finite State Machines
Since the control registers are spread across several EPLDs on the TAXI-ISM, each
EPLD that contains a control register has its own simplified version of the Control
Module WRITEFSM to manage writing of the data to its own registers. All the indi-
vidual finite state machines collectively perform a control write operation and make up
the Control Write FSM shown in Figure 2-1. The main Control Module WRITEFSM
still manages the overall control write operation, but these EPLDs "snoop" the ad-
dress bus to see if the register selected is their own register and perform the actual
register writes.
The Channel 1 and 2 Receiver Module EPLDs (12847) and Built-in Test Function
EPLD (13022) both have their own simplified write FSMs to perform the writing of
their respective registers.
Channel 1 and 2 Receiver Module EPLDs (12847)
The Channel 1 and 2 Receiver Module write FSM is also designated WRITEFSM, and
is shown in the EPLD file contained in Appendix C.1. The state diagram is similar
to that of the main control write FSM shown in Figure 2-3, and is omitted. A main
difference is that this FSM contains only three states: WRITEIDLE, WRITEACK,
and WRITEWAIT. A similar selector variable, FNSEL, is asserted if a Channel 1 or
2 register is selected.
The WRITEIDLE state waits for a control write operation to occur. If the variable
FNSEL is asserted, then the channel EPLD knows that a write to one of the channel
registers is occurring. The write FSM writes the data to the appropriate register,
and transitions to the WRITEACK state. If a control register write is occurring but
FNSEL is not asserted, the write FSM will transition to the WRITEWAIT state.
The WRITEACK state acknowledges the completion of a channel register write
to the Control Module WRITEFSM by driving the channel acknowledge signal,
CH1ACKN or CH2ACKN. It waits for the control write line to become deasserted,
and then transitions to the WRITEIDLE state to wait for another control register
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write operation.
The WRITEWAIT state serves as a wait state for those writes to registers that
are not channel registers. It waits for the control write line to become deasserted,
and then transitions to the WRITEIDLE state to wait for another control register
write operation.
Built-in Test Controller EPLD (13022)
The Built-in Test Controller EPLD write FSM is also designated WRITEFSM, and
is shown in the EPLD file contained in Appendix C.3.3. The state diagram is similar
to that of the main control write FSM shown in Figure 2-3, and is omitted. A main
difference is that this FSM contains only five states: WRITEIDLE, WRITEHILO,
WRITELOW, WRITEHIGH, and WRITEWAIT. Another difference is that the BIT
write FSM is responsible for writing the high byte of control registers, since the Built-
in Test Base Pattern Register is one of the few registers that utilizes the top byte
(see Section 2.3.6). A similar selector variable, SELBIT, is asserted if a BIT register
is selected.
The WRITEIDLE state waits for a control write operation to occur. If the variable
SELBIT is asserted, then the BIT EPLD knows that a write to one of the BIT
registers is occurring. The write FSM transitions to the state WRITEHILO if both
control write lines are asserted, WRITELOW if only CTLWRLON is asserted, and
WRITEHIGH if only CTLWRHIN is asserted. If a control register write is occurring
but SELBIT is not asserted, the write FSM will transition to the WRITEWAIT state.
The WRITEHILO state performs a 16-bit write operation to the selected BIT
register. Once the write is complete, the FSM transitions to the state WRITEWAIT.
The WRITELOW state performs a 8-bit write operation to the low byte of the
selected BIT register. Once the write is complete, the FSM transitions to the state
WRITEWAIT.
The WRITEHIGH state performs a 8-bit write operation to high byte of the
selected BIT register. Once the write is complete, the FSM transitions to the state
WRITEWAIT.
38
The WRITEWAIT state serves as a wait state for those writes to registers that
are not BIT registers. It waits for the control write lines to become deasserted, and
then transitions to the WRITEIDLE state to wait for another control register write
operation.
2.5 Control Register Read Operations
Control register reads are accomplished when the GBC card drives the control ad-
dress bus, CTLADDR[5..0], to a valid signal level and asserts the control read line,
CTLRDN. All control registers reads are sixteen bits wide. When the appropriate
register has been located, the Control Module will drive the data inside the register
onto the control data bus.
Once the Control Module drives the contents of the selected control register onto
the control data bus, it asserts an acknowledge signal, ACKN, to signify to the GBC
card that the read operation has completed and valid data is on the control data
bus. The Control Module will continue to assert the ACKN signal until the control
read line has been deasserted. A diagram detailing the timing specifications of a read
operation is shown in Figure 2-4. Figure 2-4 details all of the timing guarantees for
inputs to the Control Module involved in a control read operation, as well as all the
timing constraints on the outputs of the Control Module.
2.5.1 Control Read Finite State Machine
An independent finite state machine (FSM) was implemented in the Control Module
EPLD to manage control reads. This FSM is designated READFSM, and consists
of four states: READIDLE, READID, READCHN, and READACK. Selection of
the control registers to be read is performed in the same manner as described in
Section 2.4.1. A state diagram of the control read FSM is shown in Figure 2-5.
The READIDLE state waits for a control register read operation to begin. If the
control read line is inactive, then the FSM stays in the READIDLE state. During
a control read operation, a case is performed on the selection variables to determine
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CTLRDn
CTLADDR
CTLDATA
ACKn
Name Description Min Max
tAS Address setup time before strobe low Ons
tACK ON Delay from CTLRDn low to ACKn low Ons
tDV Data valid after ACKn low Ons
tAH Address hold time after ACKn low 10 ns
tDZ Data tri-state after strobe high Ons 100 ns
tCH CTLRDn hold time after ACKn low 10 ns
tDH Data hold after CLTRDn high Ons
tACK_ OFF Delay from CTLRDn high to ACKnhih ........ ns .. 100 ns
Figure 2-4: Control Register Read Interface Timing Specifications
which type of control register is being requested. If the PCB Identification Data
Register is selected, then the read FSM will transition to the READID state. If a
channel register is selected, then the read FSM will transition to the state READCHN.
If any other register is selected, then the read FSM will transition immediately to
the state READACK, where it will assert the acknowledge signal once the selected
register's contents have been driven onto the control data bus.
The READID state initiates and waits for a read cycle to the serial identification
E2PROM to complete. A variable IDREAD initiates the serial identification read
cycle, and a variable IDLAGDONE signifies the end. The READID state first
initiates the read cycle by asserting IDREAD, and then remains in this state until
the variable IDLAGDONE is a logic high. The read FSM then transitions to the
READACK state.
The READCHN state waits for reads from the Channel 1 and 2 control registers to
complete. The Receiver Module EPLDs perform the actual reading of channel regis-
ters, and assert a channel acknowledge signal once this operation has completed. The
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Figure 2-5: Control Read FSM State Diagram
Channel 1 and 2 control read acknowledges are provided by the signals CH1ACK and
CH2ACK, respectively. The READCHN state waits for both of these acknowledges
to become asserted before proceeding to the state READACK.
The READACK state drives the contents of the appropriate control register onto
the low byte of the control data bus and asserts the control acknowledge signal. This
state performs a case on the control address bus to select the correct register. If any
of the channel registers or those registers that do not belong to the Control Module
are selected, the READACK state does not drive the control data bus, and instead
lets the appropriate EPLD drive the bus. It still asserts the acknowledge signal to
signify valid data is on the bus. Once the control read line has been deasserted, the
read FSM will transition back to the initial READIDLE state and wait for another
control register read operation to begin.
The logic implementing the control readFSM is shown in Appendix C.2.
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2.5.2 Other EPLD Control Read Finite State Machines
Since the control registers are spread across several EPLDs on the TAXI-ISM, each
EPLD that contains a control register has its own simplified version of the Control
Module READFSM to manage reading of the data from its own registers. All the
individual finite state machines collectively perform a control read operation and make
up the Control Read FSM shown in Figure 2-1. The main Control Module READFSM
still manages the overall control read operation, but these EPLDS "snoop" the address
bus to see if the register selected is their own register and perform the actual register
reads.
The Channel 1 and 2 Receiver Module EPLD (12847), Built-in Test Function
EPLD (13022), and Ending Address Register Controller EPLD (13035) all have their
own simplified read FSMs to perform the reading of their respective registers.
Channel 1 and 2 Receiver Module EPLD (12847)
The Channel 1 and 2 Receiver Module read FSM is also designated READFSM, and
is shown in the EPLD file contained in Appendix C.1. The state diagram is similar
to that of the main control read FSM shown in Figure 2-5, and is omitted. A main
difference is that this FSM only contains three states: READIDLE, READACK, and
READWAIT. A similar selector variable, FNSEL, is asserted if a Channel 1 or 2
register is selected.
The READIDLE state waits for a control register read operation to begin. If
the control read line is inactive, then the FSM stays in the READIDLE state. If the
variable FNSEL is asserted, then the channel EPLD knows that a read from one of the
channel registers is occurring. The read FSM reads the data from the appropriate
register, drives the data onto the low byte of the control data bus since channel
registers are only defined for the low byte, and transitions to the READACK state.
If a control read is occurring, but FNSEL is not asserted, the FSMI will transition to
the READWAIT state.
The READACK state drives the contents of the appropriate control register onto
42
the low byte of the control data bus and acknowledges the completion of the read
operation to the Control Module by driving the channel acknowledge signal. This
state performs a case on the control address bus to select the correct register. It
then waits for the control read line to become deasserted, and transitions to the
READIDLE state to wait for another control register read operation to begin.
The READWAIT state serves as a wait state for those reads from registers that
are not channel registers. It waits for the control read line to become deasserted, and
then transitions to the READIDLE state to wait for another control register read
operation to begin.
Built-in Test Controller EPLD (13022)
The Built-in Test Controller EPLD read FSM is also designated READFSM, and is
shown in the EPLD file contained in Appendix C.3.3. The state diagram is similar
to that of the main control read FSM shown in Figure 2-5, and is omitted. A main
difference is that this FSM only contains three states: READIDLE, READDATA,
and READWAIT. In addition, the BIT EPLD drives the entire control data bus
since some BIT registers are defined for all sixteen bits. A similar selector variable,
SELBIT, is asserted if a BIT register is selected, while another variable, SELID, is
asserted if the Built-in Test Controller EPLD (13022) ID Register is selected.
The READIDLE state waits for a control register read operation to begin. If
the control read line is inactive, then the FSM stays in the READIDLE state. If
the variable SELBIT or SELID and the control read line are asserted, then the BIT
EPLD knows that a read from one of the BIT registers is occurring. The read FSM
reads the data from the appropriate register, drives the data onto the entire control
data bus, and transitions to the READACK state. If a control read is occurring, but
FNSEL is not asserted, the FSM will transition to the READWAIT state.
The READDATA state continues to drive the data onto the control data bus for
additional clock cycles until the read operation has completed. Once the CTLRDN
line has been deasserted, the FSM will transition back to the READIDLE state to
wait for another control register read operation to begin
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The READWAIT state serves as a wait state for those reads from registers that
are not BIT registers. It waits for the control read line to become deasserted, and
then transitions to the READIDLE state to wait for another control register read
operation to begin.
Ending Address Register Controller EPLD (13035)
The Ending Address Register Controller EPLD read finite state machine is also des-
ignated READFSM, and is shown in the EPLD file contained in Appendix C.3.2.
The state diagram is similar to that of the main control read FSM shown in Figure 2-
5, and is omitted. A main difference is that this FSM only contains three states:
READIDLE, READDATA, and READWAIT. Another difference is that the Ending
Address Register Controller EPLD read FSM is responsible for driving the high byte
for control register reads for all registers other than BIT Registers. A similar selector
variable, SELCTL, is asserted if an ending address register is selected, while another
variable, SELBIT, is asserted if a BIT register is selected.
The READIDLE state waits for a control register read operation to begin. If the
control read line is inactive, then the FSM stays in the READIDLE state. If the
variable SELCTL and the control read line are asserted, then the Ending Address
Register Controller EPLD knows that a read from one of the ending address registers
is occurring. The read FSM reads the data from the appropriate register, drives the
data onto the entire control data bus, and transitions to the READACK state. If a
control read is occurring, but SELCTL is not asserted, the FSM will transition to the
READWAIT state.
The READDATA state continues to drive the data onto the entire control data
bus for additional clock cycles until the read operation has completed. Once the
CTLRDN line has been deasserted, the FSM will transition back to the READIDLE
state to wait for another control register read operation to begin.
The READWAIT state drives the high byte of the control data bus for all register
reads except BIT registers. If SELBIT is asserted, the READWAIT state does not
drive the high byte of the control data bus since the BIT Controller EPLD will
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handle this. If SELBIT is not asserted, the READWAIT state will drive zeroes
on the high byte of the control data bus, since undefined bits in control registers
are zero when read. Then, the READWAIT state waits for the control read line
to become deasserted, and transitions to the READIDLE state to wait for another
control register read operation to begin.
2.6 Control Register Implementation
All of the registers that were used to control the TAXI-ISM were implemented as
banks of DQ flip flops using the logic capabilities of EPLDs. The writing and reading
of these registers are handled by specific finite state machines as described in pre-
vious sections. A separate implementation was used for registers that store control
information, such as error and status registers. These two registers have additional
finite state machines to handle the updating of information.
2.6.1 Error Registers
An error register is used to store all the errors that occur during the operation of the
TAXI-ISM. Error registers are 16-bit read/write registers. The bits in this register are
set (logic high) when the corresponding error condition occurs. Once set though, all
bits in this register remain set until either explicitly cleared or a reset occurs. Bits in
this register are cleared by writing a value with a one in the bit position or positions
to be cleared. For example, if the Oth, 2nd, and 3rd bits of an error register are set
(it contains 0x000B), writing a value of two (Ob0010) shall have no effect; writing a
value of four (Ob0100) shall clear the 2nd bit and leave the other bits set; writing a
value of eleven (Ob1101) shall clear all the bits. This function prevents any accidental
clearing of error bits.
The Error Register (address 0x09), Channel 1 Error Register (address 0x27), and
Channel 2 Error Register (address 0x37) were implemented in this manner. An FSM
designated ERRORFSM in the Control Module EPLD (13021) was used to imple-
ment the Error Register. A similar FSM designated FNRERFSM in the Channel
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1 and 2 Receiver Module EPLD (12847) was used to implement the channel error
registers. A description of ERRORFSM will be given only since both FSMs are es-
sentially identical. State names for FNRERFSM will be given in parentheses where
appropriate.
The error register FSM consists of four states: ERIDLE (FNRERIDLE), ERI-
WAIT (FNRERIWAIT), ERNOTI (FNRERNOTI), and ERNIWAIT (FNRERNI-
WAIT). A state diagram of the FSM is shown in Figure 2-6. The first two states
control the error registers during idle operation of the Control Module. The latter
two states control the error registers during non-idle operation. The Control Module
is put into idle mode during two operations. The first is controlled by bit 0 of the
Control Register as described in Section 2.3.3. The second is during operation of the
BIT function of the Data Module. This is controlled by bit 0 of the Built-in Test
Control Register as described in Section 2.3.5.
The ERNOTI (FNRERNOTI) state controls non-idle operation of the error reg-
isters. The bits of the error registers are constantly updated in this state by logically
ORing the bits of the register with their corresponding error signals. The first thing
that this state does is check if the TAXI-ISM is not idle. If it is idle, then the FSM
will transition to the ERIDLE (FNRERIDLE) state.
During a control read operation of the error register, the error registers will be
updated with the current error conditions. An interface register called ERROROUT
(FNREROUT) is used to interface with the control data bus. The contents of the
chosen error register are copied into the interface register at the beginning of a control
read. Then, the contents of the interface register are driven onto the control data bus,
while the error register is updated with the current error conditions. This prevents
fluctuations in the control data bus during a read operation, while still recording
the current error conditions. Once a read operation has begun, the data driven will
not change, even if the error conditions have. These new errors will be reflected in
the next reading of the error registers. The FSM will then transition to the state
ERNIWAIT (FNRERNIWAIT) where it will wait until the control read operation
has completed.
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Figure 2-6: State Diagram of the Error Control Register FSM
During a control write operation, bits in the error registers are cleared if there is a
one on the control data bus in the corresponding bit position. If a new error condition
occurs, this will override a clear operation, and the current error state will be recorded.
The FSM will then transition to the state ERNIWAIT (FNRERNIWAIT) where it
will wait until the control operation has completed.
If a control read or write operation of another register besides the error registers is
occurring, the FSM will transition immediately to the state ERNIWAIT (FNRERNI-
WAIT), where it will wait until the control read or write operation is completed.
The ERIDLE (FNRERIDLE) state controls the error registers during idle mode.
This state operates similarly to the ERNOTI (FNRERNOTI) state, except that the
47
CTLRDN AND CTLWRLON
bits of the error register are not constantly updated since the TAXI-ISM is in idle
mode. All bits are set to zero when cleared, regardless of the current error conditions.
In addition, transitions are made to the state ERIWAIT (FNRERIWAIT), an idle
wait state where the FSM will wait until the current control read or write operation
is completed.
2.6.2 Status Registers
A status register is used to store the status conditions that arise during operation of
the TAXI-ISM. Status registers are 16-bit read-only registers. Bits in this register
are set when the corresponding status condition is satisfied. Once set, the bits shall
remain set until a control register read of this register has occurred. To erase the
register, a read operation of this register must be completed.
The Channel 1 Status Register (address 0x22) and Channel 2 Status Register
(address 0x32) were implemented in this manner. An FSM designated FNSRFSM
in the Channel 1 and 2 Receiver Module EPLDs (12847) was used to implement the
channel status registers.
The status register FSM consists of four states: FNSRIDLE, FNSRIRDWAIT,
FNSRNOTI, and FNSRNIRDWAIT. Figure 2-7 shows a state diagram of the status
register FSM. The first two states control the status registers during idle operation of
the Control Module. The latter two states control the status registers during non-idle
operation.
The FNSRIDLE state controls the status register during idle mode. The first
thing that this state does is check if the TAXI-ISM is in idle mode. If it is not,
then the FSM will transition to the state FNSRNOTI. Otherwise, during a control
read of the status registers, the FSM copies the contents of the status register to an
interface register that is used by the Control Module READFSM to drive data onto
the control data bus. It then resets the status register bits to zero, and transitions
to the FNSRIRDWAIT state to await the completion of the current read operation.
If a read of another register besides the status register is occurring, the FSM will
transition immediately to the FNSRIRDWAIT state.
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Figure 2-7: State Diagram of the Status Register FSM
The FNSRNOTI state controls the status register during non-idle mode. The
FNSRNOTI state operates in the same manner as the FNSRIDLE state, except that
the bits of the status registers are constantly updated in this state by logically ORing
the bits of the register with their corresponding status signals. During a control read,
the bits in the status registers are set to the current status conditions instead of
cleared, in order to properly reflect the current status. In addition, transitions are
made to the state FNSRNIRDWAIT, a non-idle wait state that waits for the current
control read operation to finish.
2.7 PCB Identification Device
The control of the serial PCB Identification Device is implemented by a finite state
machine designated IDCLKCONTROLLER in the Control Module EPLD (13021).
49
!IDCLK_C(
DECREMEN
ID_CLK_CO
S
DECF
!IDCLE
DECREI
ID-CLK
'ID_CLK_COUNTERTC/
DECREMENT
IDCLKCOUNTER
4TER TC AND
OUNTERTC/
IDSHIFTCOUNTER,
KCOUNTER
!IDCLKCOUNTERTC/
DECREMENT
IDCLKCOUNTER.
COPY SHIFT REGISTER
TO DATA REGISTER
Figure 2-8: State Diagram of the IDCLKCONTROLLER FSM
A state diagram for the IDCLKCONTROLLER is shown in Figure 2-8.
A serial write operation to the X25040 serial E2PROM PCB Identification De-
vice is performed by first writing the appropriate control information (enable chip
select and write enable as specified in Section 2.3.1) to the PCB Identification Con-
trol/Status Register (address 0x01), and then writing the data to be transferred to
the serial E2PROM in the PCB Identification Data Register (address 0x03). The
Control Module WRITEFSM will initiate a serial transfer by asserting the variable
IDWRITE. The IDCLKCONTROLLER will then perform the serial write opera-
tion, and signify its completion by asserting IDLAGDONE.
A serial read operation from the X25040P serial E2 PROM is performed by first
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writing the appropriate control information (enable chip select and write enable as
specified in Section 2.3.1) to the PCB Identification Control/Status Register (address
0x01), and then reading the requested information from the PCB Identification Data
Register (address 0x03). The Control Module READFSM will initiate a serial transfer
by asserting the variable ID-READ. The IDCLKCONTROLLER will then perform
the serial read operation, and signify its completion by asserting IDILAGDONE.
The primary purpose of the IDCLKCONTROLLER FSM is to serially shift out
the data to be written to the serial E2PROM during a write operation, and serially
shift in the data read from the serial E2PROM during a read operation. An additional
function of the FSM is to generate the X25040P serial clock, which has a maximum
frequency of 1 MHz [9]. The IDCLKCONTROLLER FSM consists of six states:
IDIDLE, IDWRITELOW, IDWRITEHIGH, IDREADLOW, IDREADHIGH,
and IDSDOUTLAG. The shifting of the data byte was performed using an 8-
bit shift register implemented using a temporary register, IDTEMP. A counter,
IDSHIFTCOUNTER, was used to keep track of the number of shifts (eight total)
that have occurred for each serial transfer (the variable IDSHIFTCOUNTERTC
in Figure 2-8 is asserted when the counter is down counting). A final counter,
IDCLKCOUNTER, was used to divide the system clock into the desired serial
clock frequency.
The serial clock generation was performed by driving IDCLKCOUNTER at the
system clock frequency of 32 MHz. IDCLKCOUNTER was loaded with a value of
sixteen, and allowed to count down to zero (the variable IDCLKCOUNTERTC in
Figure 2-8 is asserted when the counter is done counting down to zero). In this man-
ner, IDCLKCOUNTER will finish counting from sixteen to zero at an approximate
frequency of 0.5 MHz. The serial clock was then generated by toggling the state of
a flip flop every time IDCLKCOUNTER finished a counting cycle, generating the
desired 1 MHz serial clock frequency (the actual signal is less than 1 MHz to satisfy
timing requirements).
The IDIDLE state waits for a serial transfer to initiate. If a write cycle is initiated
by the assertion of IDWRITE, the shift register is loaded with the data from the PCB
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Identification Data Register, and all counters are loaded with their respective values.
The FSM then transitions to the IDWRITELOW state. If a read cycle is initiated,
the counters are loaded and the FSM transitions to the state IDREADLOW.
The states IDWRITELOW and IDWRITEHIGH together make up one cy-
cle of the serial clock. The IDWRITELOW state corresponds to the low portion
of the clock cycle, and IDWRITEHIGH to the high portion. During each state,
IDCLKCOUNTER is loaded with sixteen and allowed to count down to zero. In
the state IDWRITELOW, once IDCLK_COUNTER has completed counting, the
FSM transitions to the state IDWRITEHIGH. In the state IDWRITEHIGH, once
IDCLKCOUTNER has completed counting, a check of IDSHIFTCOUNTER is
performed. If another data bit needs to be shifted out to the E2PROM, then the data
in the shift register is shifted, IDSHIFTCOUNTER is decremented by one, and the
FSM transitions back to IDWRITELOW for another serial clock cycle. If the data
has been completely shifted, then the FSM transitions to the state IDSDOUTLAG.
The states IDREADLOW and IDREADHIGH together make up one cycle of
the serial clock. During each state, ID_CLKCOUNTER is loaded with sixteen and al-
lowed to count down to zero. In the IDREADLOW state, once ID CLKCOUNTER
has completed counting, a new bit is shifted into the shift register from the serial
E2 PROM, and the FSM transitions to ID-READHIGH. In the IDREADHIGH
state, once IDCLKCOUNTER has completed counting, the contents of the shift
register are copied into the PCB Identification Data Register, and a check of the
counter IDSHIFTCOUNTER is performed. If another data bit needs to be shifted
in from the E2 PROM, then IDSHIFTCOUNTER is decremented by one, and the
FSM transitions back to IDREADLOW for another serial clock cycle. If the data has
been completely shifted in, then the FSM transitions to the state IDSDOUTLAG.
The IDSDOUTLAG state provides an extra half low serial clock cycle to signify
the end of a serial transfer to the E2 PROM, as suggested in [9]. IDCLKCOUNTER
is loaded with a value of sixteen and allowed to count down to zero, IDLAGDONE
(which signifies the end of a serial transfer) is asserted, and the FSM waits until both
IDWRITE and IDREAD have become deasserted. Once this has occurred, the FSM
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will transition back to the ID-IDLE state to wait for another serial transfer to the
E2 PROM PCB Identification Device to occur.
The logic used to implement the IDCLKCOUNTER FSM is shown in Ap-
pendix C.2.
2.8 Control Module Timing Analysis
Timing analysis was performed on the Control Module logic to verify the design. A
timing diagram showing how the main Control Module read and write FSMs function
typically is shown in Figure D-1. Table D.1 details the definitions of the timing
parameters. A second timing diagram showing the operation of the other EPLD
control read and write FSMs is shown in Figure D-2. Table D.2 details the definitions
of the timing parameters.
All of the EPLD timing parameters were measured with the Altera EPLD simula-
tion software, which provides minimum and maximum timing guarantees. Hardware
timing parameters were taken from their respective data books.
2.8.1 Main Control Register EPLD Reads/Writes
Figure D-1 shows the operation of the main control register read and write FSMs. It
shows the reading of an arbitrary register, and then the writing of data to an arbitrary
register.
Control Reads
The period between 0 ns and 650 ns corresponds to a control register read operation.
Initially the READFSM is in the READIDLE state, and all signals are driven to an
inactive state. The READFSM responds to the control read strobe, CTLRDN. The
address of the location to be read is simultaneously driven onto the control address
bus, CTLADDR, by the GBC card according to the timing guarantees of Figure 2-
4. The address is latched by a transparent latch as discussed in Section 2.1. The
signal ADDRLEN serves as a latch enable signal for the transparent latch. Whenever
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ADDRLEN is driven low, the transparent latch will latch the data that is on its inputs
on the falling edge of ADDRLEN.
CTLRDN is synchronized by two registers to the system clock to prevent meta-
stability (dual-rink synchronization) to produce the CTLRDNSYNC signal. This
synchronized signal is used by the FSM and is also passed on to the other control
read FSMs. Once the CTLRDNSYNC signal is asserted (driven to a logic low), the
READFSM will transition to the READACK state. In the READACK state, the
READFSM will drive the output enable for the control data bus, CTLLOOEOUTN
and CTLHIOEOUTN (for the low and high bytes, respectively), to a logic low, drive
the value in the selected register onto the data bus (CTLDATA), and assert the
control acknowledge signal (ACKN) signifying that valid data from the chosen register
is available on the control data bus. The READFSM will continue driving the data
in this state until CTLRDNSYNC is deasserted. The READFSM will then transition
back to the READIDLE state to await another control read operation.
It is fairly easy to verify that the timing diagram and parameters in Figure D-1 and
Table D.1 satisfy the timing constraints in Figure 2-4. The relevant constraints are
tACK_ON, tACKOFF, tDV, tDZ, and tDH. By matching the constraints with
the appropriate timing parameters in Table D.1, it can be verified that the Control
Module design meets all the control read timing constraints.
Control Writes
The period between 650 ns and 1250 ns corresponds to a control register write op-
eration. Initially the WRITEFSM is in the WRITEIDLE state, and all signals are
driven to an inactive state. The WRITEFSM responds to the control write strobes,
CTLWRLON and CTLWRHIN (for the low and high byte writes, respectively). The
address is presented on the CTLADDR bus and latched by the ADDRLEN signal in
the same manner as a control read operation. In addition, the data to be written to
the chosen control register is driven on the control data bus, CTLDATA, by the GBC
card according to the timing guarantees presented in Figure 2-2.
The control write lines are also synchronized by two registers to the system clock to
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prevent meta-stability. Once the synchronized control write lines are asserted (driven
to a logic low), the WRITEFSM will transition to the WRITEDATA state. In this
state, the WRITEFSM will write the data on the control data bus into the chosen
control register. The WRITEFSM will then transition to the WRITEACK state,
where it will assert the control acknowledge signal, ACKN, signifying that the data
on the control data bus has been written to the chosen register. The WRITEFSM
will continue to assert ACKN until both the control write lines are deasserted (driven
to a logic high), and then it will transition back to the WRITEIDLE state to await
further control write operations.
It is fairly easy to verify that the timing diagram and parameters in Figure D-1
and Table D.1 satisfy the timing constraints in Figure 2-2. The relevant constraints
are tACKON and tACKOFF. By matching the constraints with the appropriate
timing parameters in Table D.1 it can be verified that the Control Module design
meets all the control write timing constraints.
2.8.2 Other Control Register EPLD Reads/Writes
Figure D-2 shows a timing diagram of a control read and write for a Built-in Test
control register. The period between 0 ns and 340 ns corresponds to a control read
operation, and the period between 340 ns and 800 ns corresponds to a control write
operation. The timing diagram is very similar to the one shown in Figure D-1, and
is representative of the operation of the other EPLD control read and write FSMs as
discussed in Sections 2.4.3 and 2.5.2.
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Chapter 3
Receiver Module
The Receiver Module is responsible for receiving both channels of fiber optic input
from outside sources, and processing the data streams. The Receiver Module se-
quences the 8-bit serial transmissions into 16-bit parallel TTL words, and sets error
and status bits in control registers when the appropriate conditions are satisfied. The
Receiver Module then puts data from both channels into buffers in preparation for
transmission to the rest of the Data Multiplexer II system.
Figure 3-1 shows a functional block diagram of the Receiver Module. Each channel
consists of an 8-bit serial fiber optic input stream that is first received with a fiber
optic data link receiver. The data stream is then formatted by a TAXIchip receiver,
that converts the 8-bit serial fiber optic data stream into a 8-bit parallel TTL byte.
Each byte is then passed through an input processor that sequences the bytes into
16-bit words, logs errors, and checks the status of the data stream. A separate input
processor was implemented for each channel. The input processors are identical in
functionality and design, except for a jumper that indicates which module is Channel
1 and which is Channel 2. Once the words have been processed, they are placed in
buffer memory, where they are stored until they are ready to be transmitted by the
Data Module.
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Figure 3-1: Block Diagram of the Receiver Module
3.1 Hardware Implementation
Figures B-1 and B-2 show the schematic diagrams for the Channel 1 and Channel
2 sections of the Receiver Module, respectively. Signals are designated CnNAME to
differentiate between signals belonging to each module (the 'n' represents the channel
number). Active low signals have an N appended to the signal name.
3.1.1 Receiver Circuitry
The receiver circuitry is shown in sections A through C of Figures B-1 and B-2, and
consists primarily of an AT&T ODL 200 Series Lightwave Data Link and a Transpar-
ent Asynchronous Xmitter-Receiver Interface chip (TAXIchip). The Lightwave Data
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Link converts serial fiber optic transmissions to serial electrical signals compatible
with a TAXIchip. The TAXIchip converts serial fiber optic transmissions to parallel
TTL data bytes.
The Lightwave Data Links are designated J1 and J2, manufacturer part number
1352N. They receive the serial fiber optic input transmissions from outside sources
and covert them to differential signal levels. These signals are designated CnDATA
and CnDATAN. Power to the Lightwave Data Links was filtered to prevent noise
from contaminating the system and degrading system performance as suggested in
[5]. The power filtering network is a simple inductor/capacitor (LC) network, and is
shown in section A2 of Figures B-i and B-2.
The Lightwave Data Links also provide a flag signal, or signal detect, that indicates
when data transmissions are present on the input data stream. These are designated
CnFLAG and CnFLAGN. During idle periods, the fiber optic input data streams will
contain idle fill, so as not to deactivate the signal detect. The differential CnFLAG and
CnFLAGN signals are converted to TTL signal levels using a precision comparator,
manufacturer part number AD790JR. This comparator is shown in sections Al and
B1 of Figures B-1 and B-2. The comparator is a simple operational amplifier circuit
that converts a differential signal to a TTL logic level signal. The output of the
comparator is designated CnSIGDET.
The TAXIchips are are shown in sections C1 and C2 of Figures B-1 and B-2,
manufacturer part number AMD7969-175JC, and are designated U15 and U16. The
TAXIchips are capable of receiving up to 140 MBits per second (17.5 MBytes per
second) at 17.5 MHz, satisfying the input data rate requirements of 15 MBytes per
second. The TAXIchip converts 1 MByte of serial data per 1 MHz of its input clock
[1], so to achieve an input rate of 15 MBytes per second, an input clock of 15 MHz,
Cnl5MHZ, derived from an external crystal oscillator (G1 and G2) was supplied to
drive the TAXIchip. Power and ground to the TAXIchip were decoupled to prevent
noise from contaminating the system and degrading system performance following
the suggested procedure in [1, p. 73]. The decoupling circuitry is shown in section
B2 and C2 of Figures B-i and B-2.
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The input of the TAXIchip is connected to the output of the Lightwave Data
Link. The TAXIchip and the Lightwave Data Link are AC-coupled, as specified in
[1, p. 69]. Resistors R1, R2, R6, R7, R8 and R9 provide line terminations for the
coupling of Channel 1, and were derived using Equations 3.1 to 3.5 [1, p. 69]. For
simplicity, the derivation is shown for Channel 1 only, but the Channel 2 terminations
were derived in the same manner. Z is the impedance of the DATA and DATAN
traces, which is typically 100 ohms, and Vbb is the midpoint of the Lightwave Data
Link signal swing as specified in [5].
Zo = R6 * R7/(R6 + R7) = R * R2/(R1 + R2) (3.1)
Vbb = VCC * R2/(R1 + R2) (3.2)
Vbb = 3.7V = 5 * R2/(R1 + R2) (3.3)
186 < R8 < 7.2* Zo (3.4)
R8 = R9; R1= R7; R2 = R6 (3.5)
Using these design equations, R1 was found to be 130 ohms, R2 was found to be
392 ohms, and R8 was found to be 301 ohms. The AC-coupling circuitry is shown in
section B2, B3, C2 and C3 of Figures B-1 and B-2. Resistors with a maximum 5%
tolerance were used in fabricating the actual TAXI-ISM printed circuit board, with
a maximum power dissipation of 1/10 watts.
The TAXIchip outputs several signals that are used by the input processor to
process the data stream. The 8-bit parallel input stream is provided by the data bus
CnTDn[7..0], and is the formatted 8-bit input data stream to the TAXI-ISM after it
has passed through the Lightwave Data Link and the TAXIchip. The 4-bit parallel
command bus, CnTCn[3..0], is used to signal gaps in data transmission corresponding
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to idle fill between real data transmissions. Any value other than zero on the parallel
command bus will result in a TAXIchip synchronization flag. Timing information
for the parallel data and command bus is provided by the signals CnTDSTRB and
CnTCSTRB. Data is valid on the rising edge of these signals [1], which are used to
latch the data on the buses.
In addition to the data signals, the TAXIchip also provides the control signals
CnTCLK and CnTVLTN. CnTCLK is a TAXI specific clock which is synchronized
to the serial data that is received from the Lightwave Data Link. This clock signal is
derived from the input clock, Cn15MHZ [1], resulting in a 15 MHz clock that can be
used as a system clock by the input processor to process the data stream. Error status
is provided by the CnTVLTN signal. An error during the receiving of the fiber optic
input stream will trigger the CnTVLTN signal, signalling that an error has occurred
during the formatting by the TAXIchip.
3.1.2 Input Processor Circuitry
The input processor circuitry is shown in section D of Figures B-1 and B-2. The input
processor is encapsulated using the logic capabilities of an Altera EPLD, manufacturer
part number EPM7192GC160-12. This EPLD is labeled U13 for Channel 1, and U5
for Channel 2.
The input processor receives the 8-bit data stream from the TAXIchip, and se-
quences it to form a 16-bit data stream, CnFDn[15..O]. This data stream is then
stored in buffer memory.
The clock for the input processor EPLDs is the CnTCLK signal provided by the
TAXIchip, instead of the normal system clock that the rest of the TAXI-ISM system
operates on. The reason for this is that the input processor manipulates the data
bytes output by the TAXIchip. The data stream is synchronized to the CnTCLK
signal, so it is appropriate for the input processor to use CnTCLK as its clock source.
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3.1.3 Buffer Memory Circuitry
The buffer memory was implemented by First-In-First-Out (FIFO) buffers. Two 8-
bit 16 KByte FIFOs were used to store the 16-bit data stream, manufacturer part
number IDT7206L15J. The buffers are designated U11 and U12 for Channel 1, and
U1 and U2 for Channel 2. U11 and U1 contain the low byte for each channel, and U12
and U2 contain the high byte. These are shown in section E of Figures B-1 and B-2.
The FIFO buffer memory also supplies two status signals, CnFEFN and CnFHFN.
These signals indicate when the buffer memory is empty or half full, respectively, and
are used by the Data Module to implement the data arbitration circuitry.
Data is read from the FIFO buffers and latched into registers. These registers
are attached to a bus, and are equipped with output enables that allow each reg-
ister to drive its contents onto the bus when its output enable is asserted. The
registers were implemented using octal D-type flip flops, manufacturer part number
IDT74FCT574ATSO. The Channel 1 buffer memory latches are designated U11 for
the low byte, and U12 for the high byte. The Channel 2 buffer memory latches are
designated U1 for the low byte, and U2 for the high byte. These are also shown in
section E of Figures B-1 and B-2.
3.2 Input Processing
The input processor includes four primary functions: perform frame synchronization,
process or sequence the data stream bytes from the TAXIchip into 16-bit words for
the Data Module, log and respond properly to the status of the receiver circuitry, and
log errors that occur in the receiver circuitry.
The input processor logic is shown in the EPLD file 12847 in Appendix C.1.
This file contains the input processor, as well as some additional logic for the Control
Module. This file is a generic file that was used to implement the Receiver Modules for
both channels. An input, JUMPER, differentiates between the channels. If JUMPER
is set to a logic high, then the Channel 1 functions are selected. If JUMPER is set
to a logic low, then the Channel 2 functions are selected.
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The relevant inputs to the input processor are: FIFOFULLN, SIGDET, TCLK,
TVLTN, the 4-bit parallel command bus TCn[3..0] and its strobe TCSTRB, and the
8-bit parallel data bus TDn[7..0] and its strobe TDSTRB. These are the internal
EPLD signal names and are specified as inputs in the appropriate sections of the file
12847.
The relevant outputs of the input processor are the 16-bit FIFO data bus FIFO-
DATAn[15..0], and the control signals FIFORSTN, FIFOWRTN, and TAXIRSTN.
These are the internal EPLD signal names and are specified as outputs in the appro-
priate sections of the file 12847.
3.2.1 Frame Synchronization
The input data stream arrives in frames of data. These frames are delimited by
frame synchronization bytes. These bytes are specified by the Channel 1 or 2 Frame
Synchronization Byte n Registers. Any number between one and four bytes can
be chosen by setting bits 4 and 3 to the appropriate values in the Channel 1 or 2
Control Register as specified in Section 2.3. The input processor examines the input
data stream before it is sequenced into a 16-bit output data stream. Once it finds
a sequence of the appropriate number of frame synchronization bytes, it asserts the
frame synchronization detect bit in the appropriate Channel Status Register.
The logic for the input processor frame synchronization is shown in Appendix C.1.
Combinational logic variables FSnMATCHL and FSnMATCHH are used to indicate
if the low and high four bits of the current data byte match the low and high four
bits of the Channel 1 or 2 Frame Synchronization Byte n Register.
An independent finite state machine, designated FSYNC, uses these variables to
see if the input data stream contains the correct sequence of frame synchronization
bytes. FSYNC first looks for a match for the first byte, then sequentially looks for
the second byte, third byte, and finally the fourth. At any time, if a byte does not
match the appropriate frame synchronization byte register in the sequence, the finite
state machine resets and starts the search from the beginning. A finite state machine
diagram for FSYNC is shown in Figure 3-2.
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Figure 3-2: Receiver Module Frame Synchronizer FSM diagram
The valid frame synchronization bit in the Channel 1 or 2 Status Register is set
by comparing the state of FSYNC and the number of bytes chosen to use for frame
synchronization in the Channel 1 or 2 Control Register. If only one byte is selected
and FSYNC has found the first frame synchronization byte (FSYNC is in the SYNC1
state), then valid frame synchronization is found and the input processor will assert
the FSYNCDET signal. A check for two, three or four bytes is performed in the same
manner, and FSYNCDET is asserted if any of the checks produces a valid result.
3.2.2 Byte-to-Word Sequencing
Another function of the input processor is to sequence the incoming 8-bit data stream
into a 16-bit data stream. The input processor takes two sequential bytes in the data
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stream, and constructs a 16-bit word. The choice between whether the first byte is
the high or low byte of the output word is controlled by bits 1 and 0 in the Channel
1 or 2 Control Register. If the input processor byte-to-word sequencing is disabled,
then no bytes will be sequenced.
The input processor byte-to-word sequencing can be reset by the detection of
a valid TAXIchip synchronization. Bit 2 of the Channel 1 or 2 Control Registers
controls this option. TAXIchip synchronization is provided by the TAXIchip on the
4-bit parallel command bus, TCn[3..0]. At any time, if this bus does not contain
ObOOOO, then valid TAXIchip synchronization is detected by the Receiver Module. If
TAXIchip synchronization is enabled and valid TAXIchip synchronization is detected,
the input processor will set bit 0 in the appropriate channel status register, and reset
the byte-to-word sequencing.
The logic for the input processor byte-to-word sequencing is shown in the logic
file contained in Appendix C.1.
3.3 Timing Diagram
Timing analysis was performed on the Receiver Module logic to verify the design.
A timing diagram showing how the Receiver Module input processor and control
read/write FSMs function typically is shown in Figure D-3. Table D.3 details the
definitions of the timing parameters.
All of the EPLD timing parameters were measured with the Altera EPLD simula-
tion software, which provides minimum and maximum timing guarantees. Hardware
timing parameters were taken from their respective data books.
The timing diagram in Figure D-3 shows how the Receiver Module control read
and write FSMs function, as well as how the input processor functions. The period
between 0 ns and 700 ns illustrates a control read operation of the channel registers;
the period between 1200 ns and 1900 ns illustrates a control write operation of the
channel registers. The discussion of how the control read and write FSMs is similar
to that given in Section 2.8, and will be omitted here for brevity.
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The period between 700 ns and 1200 ns illustrates how the Receiver Module re-
ceives and processes the fiber optic input stream. Four data bytes are being processed
into two 16-bit data words and stored in the channel buffer memory. The TAXIchip
receives the serial input data stream and converts it to a parallel TTL data byte as
discussed in Section 3.1.1. The TAXIchip then drives each data byte sequentially
onto the TAXI data bus, TD, as shown in Figure D-3. All the values in Figure D-3
are given in hexadecimal.
The TAXI data strobe clocks the data into the input processor by providing
timing information according to the timing parameter Ttds. The input processor
takes two adjacent data bytes and combines them into a single 16-bit data word,
which it then writes to buffer memory. The byte-to-word sequencing mode can be
chosen by bits 1 to 0 in the Channel Control Register as discussed in Section 3.2.2.
Most significant byte first is simulated in Figure D-3. In the timing diagram, the
input processor takes the input data stream (0x60, 0x01, 0x61, 0xll) and constructs
the word sequence (0x6001, 0x6111). The input processor then writes the words into
buffer memory using the FIFO write strobe, FIFOWRTN. The signals FCYCLE and
TCLKDEL are used to combinatorially generate the FIFOWRTN strobe according
to the logic shown in Appendix C.1.
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Chapter 4
Data Module
The Data Module generates the output data stream for the TAXI-ISM. It takes the 16-
bit processed input stream for each channel from the Receiver Module and arbitrates
between the two channels to pick a single 16-bit data word from one channel. A
round-robin arbiter with priority protocols was used to arbitrate between the data
channels. A normal round-robin arbiter strategy alternately gives each channel a
turn to write data; if either channel does not have any data to write, it will give up
its slot to the other channel. During periods of heavy traffic, the arbiter will give
priority to the channel that is experiencing a heavier volume of traffic. The Data
Module then generates an address and a 4-bit command code for the data word, and
writes the word along with the corresponding address and command code to buffer
memory on the host GBC card through the Data Interface. This represents the end
of the TAXI-ISM's involvement with the input stream, and it will continue to process
further data.
An additional function of the Data Module is to perform tests of the Data Interface
between the Data Module and the GBC card. The Data Module includes a Built-in
Test (BIT) function that generates known arbitrary 16-bit data patterns that may be
written in place of the output data stream to the GBC card buffer memory. The BIT
function is capable of generating a 16-bit alternating pattern (each bit in the pattern
alternates between a 1 and a 0) or a pseudo-random noise pattern.
A block diagram of the Data Module is shown in Figure 4-1. The arbiter chooses
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Channel 1
Channel 2
Sample Address Bus
Sample Control Bus
Sample Data Bus
Data Interface
Figure 4-1: Block Diagram of the Data Module
which data stream to write to the GBC card during normal operation. During BIT
operation, data from the arbiter is ignored, and Built-in Test patterns are written to
the GBC card by the BIT function. The address associated with each data sample
is generated by the address generator. An additional function of the Data Module is
to record the ending address for each channel. The ending address is the last address
to be written to the GBC card by the Data Module, incremented by one. These
addresses can then be used in length counts, recording the total number of bytes that
each channel processed in the previous CPI. The ending address register controller
handles these ending address register issues.
4.1 Data Module Input and Output Signals
Table 4.1 shows the input and output signals that make up the Data Interface between
the Data Module and the GBC card. Active low signals are followed by the letter N,
indicating that they operate according to active low signal levels.
The sample data bus, SD[15..0], contains the 16-bit output data stream from the
TAXI-ISM. This output data stream contains data from both input channels, and
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Signal [ Description Direction 
SD[15..0] Sample data bus Output
SA[21..0] Sample address bus Output
SC[3..0] Sample command bus Output
FIFOWRTN Data write strobe Output
FIFOFFN GBC card memory overflow flag Input
CPISTART New Coherent Processing Interval (CPI) start flag Input
Table 4.1: Data Module Inputs and Outputs
can operate with data rates up to 30 MBytes/sec or 15 MWords/sec.
The sample address bus, SA[21..0], contains the corresponding address generated
for each data sample. The GBC card buffer memory contains a separate page of
memory for each channel. Data for the Channel 1 input stream is written to the
address space between 0 and 2,097,151 inclusive. Data for the Channel 2 input
stream is written to the address space between 2,097,152 and 4,193,303 inclusive.
This memory space spans the full address space addressable using the 22-bit sample
address bus. If the address generators for each channel reach the maximum address
in their dedicated address space, then an address overflow condition occurs.
The sample control bus, SC[3..0], contains the corresponding command code gen-
erated for each data sample. Valid command codes are Ob0000 or b0001. After
a new Coherent Processing Interval (CPI) has started, the TAXI-ISM will reset its
address counters to the base address of the address space for each channel, record the
next address to write data to the GBC card for each channel (ending address), and
will perform a write of the command code Ob0001 within 500 ns of the start of the
new CPI. This command code acknowledges to the GBC card that the TAXI-ISM has
acknowledged and begun a new CPI. The data on the sample data and address buses
is not relevant during this write, and may be driven to any value. The command
codes will be set to Ob0000 in every other case, indicating normal operation. A falling
edge on the CPISTART signal indicates the start of a new CPI.
The FIFOWRTN signal is the data write strobe for the Data Interface. Figure 4-2
shows the timing specifications for a data write by the TAXI-ISM to the GBC card.
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FIFOWRTn
SD/SCISA
FIFOFFn
Name Description Min Max
tCYCLE Write cycle time 25 ns
tWRH Write strobe high time 10 ns
tWRL Write strobe low time 10 ns
tDS SD/SC/SA setup before rising edge of write strobe 6 ns
tDH SD/SC/SA hold from rising edge of write strobe 3 ns
tWFF FIFO full signal delay from rising edge of write strobe 15 ns
Figure 4-2: Data Module Interface Write Timing
Figure 4-2 specifies the timing guarantees on input signals to the TAXI-ISM, as well
as the output timing constraints that output signals must obey.
The FIFOFFN signal represents an overflow condition for the GBC card buffer
memory. If the FIFOFFN signal is asserted by the GBC card, then the TAXI-ISM
will perform at most one additional write to the GBC card buffer memory, and set
bits 3 and 2 of the Error Register as specified in Section 2.3.4. The TAXI-ISM will
then wait between 500 and 1000 ns before attempting to perform additional writes to
the GBC card, in order to allow some time for the GBC's buffer memory to empty.
4.2 Hardware Implementation
The Data Module is completely implemented using the logic capabilities of three
Altera EPLDs, manufacturer part number EPM7192GC160-12. The primary EPLD,
12848, is the Arbiter EPLD. This EPLD is designated U22, and is shown in section
D and E of Figure B-3. The logic for the device is shown in Appendix C.3.1.
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A second EPLD is responsible for managing the ending address registers discussed
in Section 2.3. After a new CPI is initiated, the Data Module is responsible for
recording the next address for each data word to be written to on the GBC card
for each channel. This EPLD is called the Ending Address EPLD, 13035, and it
records the ending address for each channel in the appropriate registers. This EPLD
is designated U21, and is shown in section E and F of Figure B-3. The logic for the
device is shown in Appendix C.3.2.
A final EPLD is responsible for controlling the BIT functions of the Data Module.
This EPLD is called the BIT EPLD, and is designated U20, 13022. It is shown in
section C and D of Figure B-3. The logic for the device is shown in Appendix C.3.3.
4.3 Data Arbitration
The Data Module is responsible for arbitrating between the processed input data
streams of each channel, and choosing only one 16-bit data sample from either channel
to write to the GBC card. The Data Module implements a round-robin arbiter with
priority protocols. A normal round-robin arbiter strategy simply gives each channel
a turn to write data; first Channel 1 is given the opportunity to write data, then
Channel 2, and so on and so forth. If either channel does not have any data to write,
it will give up its slot to the other channel.
4.3.1 Priority Protocols
During periods of heavy traffic, the arbiter will give priority to the channel that
is experiencing a heavier volume of traffic. The Data Module reads data from the
FIFO buffer memories of the Receiver Module. It monitors the half-full and empty
status signals of each channel's buffers, and controls the FIFO read and output enable
signals. It also monitors the status of the address generators for each channel, in case
of address overflow. The half-full signal indicates if the memory buffer is either half
or more than half full. If either channel is singularly experiencing a buffer half full
condition, the arbiter will devote full attention to that channel, and will read only
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from that channel until the buffer drops below the half full status. If both channels
are experiencing half full conditions, then the arbiter will implement a normal round-
robin strategy. During address overflow conditions, the arbiter will continuously read
and throw away data from the buffers. This allows the arbiter to write data for
non-full channels and help out full channels concurrently, as well as to prevent the
overwriting of data already in the GBC card's buffer memory.
4.3.2 Arbiter Finite State Machine Overview
The Data Module arbiter is controlled by logic in the arbiter EPLD, 12848. The
arbiter is primarily implemented by a finite state machine (FSM). The FSM has
states to handle address generator overflows, new CPIs, and GBC buffer memory
overflows. The state bits are actual signals that the FSM uses for address generation,
reading from the buffer memories, and writing to the GBC card's buffer memory.
Figure 4-3 shows the FSM state diagram. For simplicity, only the states pertinent
to Channel 1 are shown in Figure 4-3. Their Channel 2 counterparts are similar in
design and logic. Table 4.2 shows the FSM states and their associated state bit levels.
The state bits correspond to the signals: ADDRINC, FIF02RDN, FIF020ENFSM,
FIFO1RDN, FIFO1OENFSM, GBCFIFOWRTN, SACK2, SACK1. A 0 in Table 4.2
represents a logic low, and a 1 represents a logic high.
The state bit ADDRINC is used by the address generators to increment the ad-
dresses for each channel. If it is a 1, then the appropriate address will increment by
one on the next clock cycle, otherwise if it is a 0 then the address will not change.
The state bits FIF02RDN and FIFO1RDN are used to read data from the Channel
2 and 1 buffer memories, respectively. A low to high transition of these bits will read
data from the appropriate buffer memory and latch it in the appropriate buffer latch
as described in Section 3.1.3. The state bits FIF020ENFSM and FIFO1OENFSM
are the output enables for the Channel 2 and 1 buffer memories, respectively. When
these bits are low, the appropriate buffer latch will drive its contents on the sample
data bus, SD[15..0]. The state bit GBCFIFOWRTN serves as the Data Interface
write strobe, FIFOWRTN, that writes data to the GBC buffer memory. The state
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State State Bits
IDLE 0 1 1 1 1 1 1
NEWCPI 01 1 I 1 1 1 0
NEWCPI2 0 1 1 1 1 0 1 1
OVERFLOW 0 0 1 0 1 1 1 1
OVER1 0 1 1 0 1 1 1 1
OVER2 0 0 1 1 1 1 1 1
SEL1LOV2 0 0 1 0 0 1 1 1
SELIHOV2 i1 1 1 I 0 0 1
SEL2LOV1 0 0 0 0 1 1 1 1
SEL2HOV1 1 1 0 1 1 0 1 1
SEL1L 0 1 1 0 0 1 0 1
SEL1H 1 1 1 1 0 0 0 1
SEL2L 0 0 0 1 1 1 1 0
SEL2H 1 1 O 1 1 O 1 O
GBCFULL 0 0 1 0 1 1 0 0
GBCFULL1 O 1 1 1 1 1 0 O
Table 4.2: Data Module Arbiter FSM State Definitions
bits SACK1 and SACK2 serve as acknowledges that the FSM uses to indicate the
completion of a write by Channel 1 and 2, respectively. If SACK1 is a 1, then Channel
1 has just completed a write and Channel 2 may write data. These two bits are only
relevant during non-overflow conditions, and are set to 1 in most other states.
In the IDLE state, all the state bits are set to an inactive level as shown in Ta-
ble 4.2. ADDRINC is set to 0 to prevent address increments. The FIFO read strobes
,FIFOIRDN and FIF02RDN, and the Data Interface write strobe, GBCFIFOWRTN,
are driven to an arbitrary level of 1. FIF020ENFSM and FIFOIOENFSM are driven
to a level of 1, deasserting the output enables of the Channel 2 and 1 memory buffer
latches, respectively. SACK1 and SACK2 are driven to a level of 1, allowing either
channel to commence writing once it has any data available.
Two logic variables, RDY1 and RDY2, signify when Channel 1 and 2 is ready
or has data available to write to the GBC card. RDY1 is asserted if Channel 2 has
just completed a write (signified by a logic high on the SACK2 state bit), Channel
l's buffer memory is half full and Channel 2's is not, Channel 2's buffer memory is
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RDY2 GOTO SEL2L RDY2 AND OVFLOWI GOTO SEL2LOVI
RDY2 GOTO
!CPISTART GOTO IDLE SEL2L RDY2 AND OVFLOW I GOTO SEL2LOV I
Figure 4-3: Data Module Arbiter FSM State Diagram
empty, Channel l's buffer is not empty and its address generator is not overflowing,
the GBC card's buffer memory is not overflowing, and the BIT functions are not
being operated. Similar logic is implemented to assert RDY2.
4.3.3 Normal Round-robin Arbitration
The normal round-robin strategy alternates between Channel 1 and 2, allowing each
channel to write a data word every other write cycle. During periods of heavy traffic,
the channel with the heavier volume of data will be given priority in writing data
to the GBC card. Priority is given based upon the half-full status condition of each
channel's buffer memory, and is handled by the RDY1 and RDY2 logic variables.
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Each write cycle to the GBC card consists of two cycles of the FSM. During these
two cycles, the current address from the address generators is driven onto the sample
address bus, SA[21..0], data from the appropriate channel's Receiver Memory buffer
memory latch is driven onto the sample data bus, SD[15..0], and a write to the GBC
card is performed. Channel 1 data writes are performed using the states SEL1L and
SEL1H, and Channel 2 writes using SEL2L and SEL2H.
The two FSM cycles correspond to a "low" state and a "high" state. Data is
read from the Channel 1 buffer memory by the Channel 1 buffer memory read strobe,
FIFO1RDN, and from the Channel 2 buffer memory by FIF02RDN. A low to high
transition on FIFO1RDN or FIF02RDN reads data from the channel buffer memory,
and latches it into the buffer memory latch as discussed in Section 3.1.1. The "low"
state drives the buffer memory read strobes low, and the "high" state then drives
the strobes high, reading and latching a data sample from the appropriate channel's
buffer memory until the next read occurs. This is verified by the level of the state
bits as shown in Table 4.2.
Data is written to the GBC card using the signal FIFOWRTN. A low to high
transition on FIFOWRTN writes data to the GBC card as shown in Figure 4-2.
Since data is latched on the "high" or second cycle of the write, the FIFOWRTN
signal should be high for the "low" state and low for the "high" state, as shown in
Table 4.2. This way, data is written when the next write to the GBC begins, which
causes a low to high transition of FIFOWRTN.
During normal operation, after Channel 1 completes its write, SACKI is asserted
with a logic high, driving RDY1 low and RDY2 high. The FSM will then branch from
the SEL1H state to the SEL2L state, initiating a write for Channel 2. After Channel 2
completes its write, SACK2 is asserted, driving RDY2 low and RDY1 high. The FSM
will then branch from the SEL2H state to the SELiL state, beginning the round-robin
arbitration strategy all over again. The FSM toggles between the SEL1L-SEL1H and
SEL2L-SEL2H sequence. If either channel experiences a half-full condition, its ready
variable (RDY1 or RDY2) will continue to be asserted and the other channel's ready
signal will become deasserted. The FSM will then stay only in the states belonging
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to the channel whose ready variable is asserted. If both channels experience half-
full conditions, then neither channel will be given priority and the RDY1 and RDY2
signals will toggle as in normal operation. This is implemented by the logic for RDY1
and RDY2 as shown in Appendix C.3.1.
If either channel or the GBC card experiences an overflow condition, the FSM
will transition to the appropriate overflow state as shown by the state diagram in
Figure 4-3.
4.3.4 New Coherent Processing Intervals (CPI)
The two states NEWCPI1 and NEWCPI2 are responsible for handling the arbitration
issues during the beginning of a new Coherent Processing Interval (CPI). After the
falling edge of the CPISTART signal, the FSM will branch to the NEWCPI1 state,
which will drive the command code b0001 on the sample command bus, SC[3..0],
indicating that a new CPI has begun. The FSM will then branch to NEWCPI2,
which will continue to drive the sample command bus until the CPISTART signal is
deasserted.
Data is written by the FIFOWRTN signal, which is high for NEWCPI1 and low
for NEWCPI2, as specified by Table 4.2. The reasoning behind this is similar to that
detailed in Section 4.3.3.
4.3.5 Channel Address Overflow Conditions
There are two types of overflow conditions that the Data Module arbiter must deal
with. The first type of overflow is caused by the address generators for each channel.
Each channel has a specific address space on the GBC card to write data to, and
an address overflow occurs when the address generators have reached their maximum
allowable address in the specified address space. Three scenarios of address overflows
can arise during operation of the Data Module: a single channel can overflow while
the other channel is idle, a single channel can overflow while the other channel still
has data to write to the GBC card, or both channels can overflow. During an address
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overflow, data is indiscriminately read from the overflowing channel and thrown away
(i.e. not written to the GBC card). This prevents the overwriting of any data
already in the GBC card at the same address location, since the address generators
are overflowing and generating addresses that already have been used in the current
CPI.
Two signals, OVFLOW2 and OVFLOW1, indicate when the address generators
have reached their maximum allowable addresses for Channel 2 and 1, respectively. If
either signal is asserted, the appropriate bits in the error registers are set as described
in Section 2.3, and an address overflow condition occurs.
Single channel overflows while the other channel has no data to write to the GBC
card are handled by the states OVER1 and OVER2. These states simply read and
throw out data from the channel buffer memories until the overflow condition is recti-
fied. Reading data from the buffer memories is accomplished by setting FIFO1RDN
or FIF02RDN to 0 as specified in Table 4.2, and then driving them to 1 by transi-
tioning to the IDLE state (which has the state bits appropriately set). OVER1 reads
data from Channel 1 when it experiences an address overflow and Channel 2 does
not have any data to write. Similarly, OVER2 reads data from Channel 2 when it
experiences an address overflow and Channel 1 does not have any data to write.
The state OVERFLOW handles address overflows for both channels simultane-
ously. OVERFLOW simply reads data from both Channel 1 and Channel 2, but
doesn't write it to the GBC card. This is accomplished by driving both FIFO1RDN
and FIF02RDN to a logic low as shown in Table 4.2. A state transition on the next
cycle to the IDLE state drives both of these strobes to a logic high, which performs
the actual read operation.
Address overflows for a single channel that occur while the other channel still
has data to write to the GBC card are handled by reading data from both buffer
memories, but only writing the non-overflowing channel's data to the GBC card.
The state sequence SEL1LOV2 and SEL1HOV2 handles overflows of Channel 2 while
Channel 1 still has data to write. The functions of the state bits of SEL1LOV2
are simply a combination of those performed in the states SEL1L (as discussed in
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Section 4.3.3 and OVER2, which drive both read strobes low. The functions of the
state bits of SEL1HOV2 are simply a combination of those performed in the states
SEL1H and OVER2, which drive both read strobes high to perform the reads but
only enabling the Channel 1 buffer memory latch to drive data on the sample data
bus to be written to the GBC card. Similarly, the state sequence SEL2LOV1 and
SEL2HOV1 handles overflows of Channel 1 while Channel 2 still has data to write.
4.3.6 GBC Card Buffer Memory Overflow
The second type of overflow is caused by the GBC card. Data is taken from the
TAXI-ISM and stored in buffer memory on the GBC card. If the GBC card buffer
memory becomes too full, then the second type of overflow condition will occur. This
is signified by a logic low on the FIFOFFN signal.
During GBC card buffer memory overflows, data is indiscriminately read from
both channels and thrown away (i.e. not written to the GBC card). If a channel is
empty, a read operation will have no effect. The Data Module will then wait between
500 and 1000 ns before attempting to write data to the GBC card again.
The state sequence GBCFULL to GBCFULL1 performs a simultaneous read
of both channel buffer memories, but does not write the data to the GBC card.
FIFO1RDN and FIFO2RDN are driven to a logic low in GBCFULL, then to a logic
high in GBCFULL1, to perform a read operation as shown in Table 4.2. Equa-
tion 4.2 calculates the number of executions of the state sequence GBCFULL and
GBCFULL1 that are needed to make the Data Module wait between 500 and 1000
ns before attempting another write to the GBC card. Equation 4.1 shows that eight
full sequences of GBCFULL to GBCFULL1 is enough to satisfy Equation 4.2, given
that the system clock for the Data Module is 32 MHz as discussed in Chapter 2.
TFSM = 1/CLKsystem = 1/32MHz = 3.125 * 10-8 (4.1)
500/(2 * TFSM) <= Numbersequences <= 1000/(2 * TFSM) (4.2)
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A counter, GBCFULLCLK, is used to count eight sequential executions of the
state sequence GBCFULL to GBCFULL1. After the eight sequences have been exe-
cuted, if FIFOFFN is still a logic low (signifying that the GBC card buffer memory
is still overflowing) the FSM will reset GBCFULLCLK and perform eight more se-
quences. Otherwise, the FSM transitions to the IDLE state, from which it determines
its next course of action.
4.3.7 Arbiter Timing Analysis
Timing analysis was performed on the Arbiter EPLD logic to verify the design. A
timing diagram showing how the Arbiter typically operates is shown in Figure D-4.
Table D.4 details the definitions of the timing parameters. All of the EPLD timing
parameters were measured with the Altera EPLD simulation software, which provides
minimum and maximum timing guarantees. Hardware timing parameters were taken
from their respective data books.
Figure D-4 shows the writing of data for each channel to the GBC card through the
TAXI-ISM/GBC data interface. The timing diagram shows two writes for Channel 1,
and then three writes for Channel 2. Simultaneous operation is simply a combination
of the two, and is excluded for simplicity. The arbiter reacts to the two channel FIFO
buffer memory empty flags, FIFOlEFN and FIF02EFN. When these signals are low,
the arbiter resides in the IDLE state. When these signals are high, the arbiter will
transition to the correct state according to Figure 4-3.
Channel 1 Writes
The period between 0 ns and 400 ns in Figure D-4 corresponds to two writes of the
Channel 1 data stream. Initially, the Arbiter FSM is in the IDLE state, and all signals
are in the deasserted state. The FIFO1EFN signal transitions from the empty to non-
empty state at approximately 100 ns, initiating arbitration. The current address for
Channel 1 is 0x01ab45. The Arbiter FSM will respond by transitioning to the SEL1L
state, since only Channel 1 is active. In the SELIL state, the FSM drives FIFO1RDN
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low, reading data from the Channel 1 FIFO buffer memory. The FSM then transitions
to the state SEL1H.
In the SEL1H state, the Arbiter FSM begins the write cycle to the GBC card. It
drives the address and data bus to the appropriate values, enables the output latch
for the Channel 1 FIFO buffer memory, and drives GBCFIFOWRTN low to initiate
the write. The FSM then transitions back to the SEL1L state, completing the write,
and repeats the process again to start the second write to the GBC card. The process
continues until the Channel 1 FIFO buffer memory empty flag is deasserted, and then
the Arbiter FSM transitions to the IDLE state.
4.3.8 Channel 2 Writes
The period between 400 ns and 750 ns in Figure D-4 corresponds to three writes of
the Channel 2 data stream. The operation of Channel 2 writes is very similar to that
of Channel 1 writes, except that the Channel 2 status and control signals are used.
A few simple mathematical calculations reveals that the timing shown in Figure D-
4 satisfies the timing constraints of Figure 4-2. The first three constraints in Figure 4-2
are on the data write strobe, GBCFIFOWRTN. The constraints specify that the write
cycle time must be greater than 25 ns, with a minimum of 10 ns for the low and high
portions of the write strobe. Figure D-4 shows that the write strobe lasts two cycles
of the 32 MHz system clock, CLK. Since the CLK period is approximately 32 ns,
these constraints are satisfied. The remaining constraints are on the rising edge of
the write strobe. A minimum setup time of 6 ns and a minimum hold time of 3 ns are
specified in Figure 4-2. These correspond to Tgsu and Tghd in Figure D-4. Simple
calculations reveal that the BIT functions provide more than enough setup and hold
time to satisfy these constraints, verifying the design specifications of Figure 4-2.
4.4 Address Generation
The GBC card buffer memory contains a separate page of memory for each channel.
The arbiter decides which channel to write data for. Data for the Channel 1 input
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stream is written to the address space between 0 and 2,097,151 (OxlFFFFF) inclu-
sive. Data for the Channel 2 input stream is written to the address space between
2,097,152 (0x200000) and 4,193,303 (Ox2FFFFF) inclusive. This memory space spans
the full address space addressable using the 22-bit sample address bus. If the address
generators for each channel reach the maximum address in their dedicated address
space, then an address overflow condition occurs.
The address generators for both channels are located in the Arbiter EPLD, 12848.
The address generator for Channel 1 is implemented using a twenty-two bit counter,
and the address generator for Channel 2 using a twenty-three bit counter. After
a falling edge of the CPISTART signal, a new Coherent Processing Interval (CPI)
begins. The address generators are reset at the beginning of a new CPI after the
current data has completed being written to the GBC card. The Channel 1 address
generator resets to 0x000000, and the Channel 2 address generator resets to 0x200000.
An overflow for each counter is checked for by examining the leading bit in each
counter. This is more efficient than performing a twenty-two bit comparison. The
Channel 1 address has overflown if bit twenty-two of its address generator is a 1, and
the Channel 2 address has overflown if bit twenty-three of its address generator one is
a 1. Two variables, OVFLOW1 and OVFLOW2, record if an overflow has occurred
for Channel 1 or Channel 2, respectively.
Each write cycle by the Data Module to the GBC card requires two cycles as
discussed in Section 4.3.3. At the end of the second state in the write cycle, the
appropriate address generator increments its counter by one in preparation for the
next data to be written. The address generators use the state bits of the arbiter FSM
to determine when to increment their counters. The state bits SACK1 and SACK2
signify the completion of a write by Channel 1 and Channel 2, respectively, and
the state bit ADDRINC signifies that the address generators should increment their
counters by one (as discussed in Section 4.3.2). The Channel 1 address generators
increment if SACKI and ADDRINC have a logic high, indicating that Channel 1
has just completed a write. Similarly, the Channel 2 address generators increment if
SACK2 and ADDRINC have a logic high.
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The logic for the address generators is shown in Appendix C.3.1.
4.5 Ending Address Registers
The Data Module implements two separate address generators for each channel as
discussed in Section 4.4. These address generators provide a latch function that
records the ending address for each channel. The ending address is the last address
to be written to the GBC card by the Data Module, incremented by one. These
addresses can then be used in length counts, recording the total number of bytes
that each channel processed in the previous CPI. The latch registers are written
upon detection of a falling CPISTART edge, indicating a new CPI, and are accessible
through the Control Module at any time during the new CPI without affecting data
write operations to the GBC card.
The latch registers are called Ending Address Registers, as discussed in Section 2.3.
Two separate registers were used to implement the Ending Address Registers, a low
register containing the low sixteen bits and a high register containing the top bits
(six for Channel 1 and seven for Channel 2 as discussed in Section 2.3.13).
An independent EPLD, 13035, maintains the ending address registers and records
the ending address for each channel in the appropriate registers. This EPLD is
designated U21, and is shown in section E and F of Figure B-3. The Ending Address
EPLD, 13035, "snoops" the sample address bus, SA[21..0], and stores each address in
a temporary register (one for each channel). The EPLD checks the most significant
bit (bit 21) of each address written to the GBC card. If the most significant bit is
a 1, then the address must belong to Channel 2, since Channel 2's address space is
between 2,097,152 (0x200000) and 4,193,303 (Ox2FFFFF) inclusive. If the leading bit
is a 0, then the address must belong to Channel 1, since Channel 's address space
is between 0 and 2,097,151 (OxlFFFFF) inclusive. The EPLD then waits for a new
CPI to begin. The Arbiter EPLD, 12848, provides a synchronized CPISTART signal
to the Ending Address EPLD, 13035. The Ending Address EPLD waits for a valid
CPISTART signal from the Arbiter EPLD, and then copies the contents of each of
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the temporary registers into the appropriate Ending Address Registers, adding one
since the latch function stores the next address to write data to on the GBC card.
The logic for the Ending Address EPLD is shown in Appendix C.3.2.
4.6 Built-in Test
The Data Module is also designed to provide a means to test the Data Interface
between the TAXI-ISM and the GBC card, which the Data Module uses to write the
16-bit output data stream. This means is called the Built-in Test or BIT function.
The BIT function generates a known test pattern, and writes the pattern to the GBC
card using the Data Interface protocol shown in Figure 4-2. BIT data is similar to
normal output data streams, possessing a data word, an address, and a command
code. BIT data is written over the entire GBC memory space from 0 to 4,193,303
(Ox2FFFFF), testing both of the channel address spaces.
Using this strategy, BIT patterns can isolate bugs in the system. If the BIT pattern
is successfully written to and processed by the GBC card, then the Data Interface
between the Data Module and the GBC card is functioning, and any problems that
exist are narrowed down to the TAXI-ISM Control or Receiver Module. If the BIT
pattern is not successfully written to the GBC card, then any problems are narrowed
down to the Data Interface or the actual GBC card.
4.6.1 Implementation Concept
The Built-in Test function is implemented in the BIT EPLD. This EPLD is designated
U20, 13022, and is shown in section C and D of Figure B-3. The logic for the device
is shown in Appendix C.3.3.
The basic scheme for the BIT function is that during normal operation, the BIT
EPLD appears transparent to the Receiver and Data Modules. During BIT operation,
the BIT EPLD should shunt the input data streams, and replace them with a single
BIT pattern. The BIT EPLD was designed to act as a channel FIFO buffer memory
in the Receiver Module, complete with FIFO empty flag, FIFO full flag, FIFO half-
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Figure 4-4: Implementation of the Built-in Test Function
full flag, FIFO read strobe, and FIFO output enable signals. It was then inserted
between the Channel 2 FIFO buffer memory and the Arbiter EPLD (12848), as
depicted in Figure 4-4. The BIT EPLD receives the buffer memory status signals
from the Channel 2 buffer memory, and supplies new status signals to the Arbiter
EPLD. It also receives the buffer memory control signals from the Arbiter EPLD, and
supplies new ones to the Channel 2 buffer memory. The Channel 2 buffer memory
still thinks and behaves as if it is connected to the Arbiter EPLD, and vice versa.
During normal operation, the BIT EPLD simply passes all the signals in both
directions without alteration, except for a minor propagation delay. During BIT
operation, the BIT EPLD intercepts the signals in both directions. The BIT EPLD
intercepts the Channel 2 buffer memory status signals, and drives the status signals
to the Arbiter to a continuously active state. The FIFO empty flag and full flag
are deasserted, and the FIFO half full flag is asserted. In this manner, the Arbiter
EPLD will continue to read BIT data from the BIT EPLD with a high priority,
thinking that it is the Channel 2 buffer memory. The BIT EPLD also intercepts
the FIFO control signals from the Arbiter EPLD, and drives the control signals to
the Channel 2 Buffer memory to an idle state. The FIFO read strobe and output
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enable are both deasserted. The BIT EPLD then interprets the control signals from
the Arbiter EPLD and provides data to the Arbiter EPLD in place of the Channel 2
buffer memory whenever a read strobe is detected and it is output enabled.
This strategy allows the BIT functions to examine the full functionality of the
Data Module and GBC card, since the BIT EPLD is effectively pretending it is a
Channel 2 input stream. It also allows the Data Module to operate in a normal
mode, responding to new CPIs, address overflows, GBC buffer memory overflows,
etc.
It also allows for increased modularity between subsystem components. The fact
that the BIT EPLD emulates a channel buffer memory allows it to be removed from
the TAXI-ISM completely, without affecting its operation. It also allows the easy
integration of the BIT functions, without too much change in the rest of the system.
Two slight modifications had to be made to the Arbiter EPLD (12848) to ac-
commodate the BIT EPLD. The first and most important change is to eliminate
operation of the Channel 1 input data stream during BIT operation, since the BIT
function utilizes only the Channel 2 data path. This was accomplished by deactivat-
ing the Channel 1 ready signal, RDY1. BIT functions are initiated by bit 0 of the
Built-in Test Control Register, as described in Section 2.3.5. If bit 0 of the BIT Con-
trol Register is a 1, then BIT functions are enabled. The RDY1 signal was logically
ANDed with the inverse of bit 0, so that during BIT operation, RDY1 will always be
deasserted and the Arbiter EPLD will only try to read data from the Channel 2 data
path.
The second modification concerns the address generators. BIT data is written
over both Channel 1 and Channel 2 address spaces, from 0 to 4,193,303 (Ox2FFFFF).
But, the Channel 2 address generators operate between 2,097,152 (0x200000) and
4,193,303 (Ox2FFFFF) only, and reset to 2,097,152 (0x200000), the base address of
the Channel 2 address space. Since BIT functions use the Channel 2 data path, the
Channel 2 address generators had to be modified to reset to 0 during BIT operations,
and 2,097,152 (0x200000) during normal operations. This was accomplished by simply
resetting the Channel 2 address generator to 0 at the beginning of BIT operation, and
84
having it reset to 0 after a new CPI begins as long as the Data Module remains in
BIT operation. The Channel 2 address generator was allowed to count normally after
that, encompassing the entire address space specified by the 22-bit sample address
bus, SA[21..0]. If the BIT function is deactivated at any time, the Channel 2 address
generator resumes normal operation, resetting to the base address of the Channel 2
address space.
4.6.2 Built-in Test Patterns
The BIT function has the capability of generating two test patterns: alternating and
pseudo-random noise. The choice between the two patterns is controlled by bits 11
to 7 in the Built-in Test Control Register, as described in Section 2.3.5.
Alternating Test Pattern
The alternating pattern takes the base seed from the Built-in Test Base Pattern
Register, and outputs a pattern consisting of the seed and its bit-wise inverse (logi-
cal complement), output alternately. For example, if the base pattern register con-
tains OxAAAA, then the BIT function will generate the pattern OxAAAA, 0x5555,
OxAAAA, 0x5555 etc. The seed in the BIT Base Pattern Register is always the first
value in the BIT pattern. The alternating pattern tests the capability of the data
interface to handle rapidly changing data patterns, since the bits change each write
cycle.
The generation of the alternating BIT pattern is implemented in the BIT EPLD,
13022. A variable, ALT, toggles every cycle between 1 and 0 and is used to determine
which word to output, the seed or its inverse. If the alternating pattern is chosen by
the BIT Control Register, the seed will be written to the GBC card if ALT is a 0, and
its inverse will be written if ALT is a 1. The logic for implementing the alternating
pattern is shown in Appendix C.3.3.
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Pseudo-random Noise Test Pattern
The pseudo-random noise or PRN pattern represents real data streams better than
the alternating pattern. Actual data patterns don't change their bits according to an
arbitrary pattern. Instead, the bits change in a natural, or random order. The BIT
PRN pattern takes the seed in the Built-in Test Base Pattern Register, and uses it
to generate a random 16-bit number sequence. The pattern is called pseudo-random
since an initial seed must be supplied, and the pattern depends on this seed. The
pseudo-random pattern produces a sequence of numbers that does not repeat until all
216 possible numbers (since it is a 16-bit pattern) have been generated. Different seeds
start the pattern in their respective locations, but identical seeds will produce the
same pattern (hence it is only a pseudo-random pattern). A truly random sequence
of numbers does not need a seed, and usually contains a few repetitions of previous
numbers.
The pseudo-random number generator is implemented in the BIT EPLD, 13022,
and is based on "primitive polynomials modulo 2 [8]." There are special polynomials
whose coefficients are 0 or 1 that define a relation for generating a new random bit from
n previous ones. This relation is guaranteed to cycle through all possible sequences
of n bits (except all zeros) before it repeats, i.e. the seed will generate 2n+1 - 1 more
numbers before it repeats [8]. A degree n polynomial will generate a n-bit pseudo-
random pattern. Equation 4.3 from [8] shows the degree sixteen polynomial used to
generate the 16-bit pseudo-random noise pattern. If the seed is contained in a 16-bit
shift register, then a new bit can be generated using Equation 4.4 (for a number with
bits numbered 1 to n) and shifted into the shift register. After n iterations, the shift
register will contain the next number in the pseudo-random number sequence.
xne = X16 + X5 +x 3 + 2 + (4.3)
Xo = 16 + X5 + X3 + 2 +- Xo (4.4)
A more efficient algorithm based on Equation 4.3 was derived. This algorithm
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Next State Previous State
prno prn4 XOR prn8 XOR prnlo XOR prnll XOR
prnl 2 XOR prn13 XOR prnl5
prnl prno XOR prn2 XOR prn 3 XOR prn9 XOR
prnll XOR prn 12 XOR prn13 XOR prn 14
prn 2 prnl XOR prn 3 XOR prn 4 XOR prn1 0 XOR
prnl2 XOR prnl 3 XOR prnl 4 XOR prnl5
prn 3 prno XOR prn 3 XOR prn4 XOR prnll XOR
prnl3 XOR prnl 4 XOR prnl5
prn4 prno XOR prnl XOR prn2 XOR prn3 XOR
prn4 XOR prnl2 XOR prnl4 XOR prnl5
prn 5 prno XOR prnl XOR prn 4 XOR prn1 3 XOR
prnl 5
prn6 prno XOR prnl XOR prn3 XOR prnl4
prn7 prnl XOR prn2 XOR prn4 XOR prn1 5
prn8 prnO
prn9 prnl
prnlo prn2
prnll prn3
prn1 2 prn4
prn1 3 prn5
prnl4 prn6
prnl 5 prn7
Table 4.3: Pseudo-random Noise BIT Pattern Generator Algorithm
uses several XOR gates to generate more than one new bit in the next number in the
sequence. Table 4.3 shows the algorithm for a pattern with bits numbered 0 through
(n - 1). The XOR gates generate eight new bits per iteration, so two iterations were
performed to generate a 16-bit number. The logic for implementing this algorithm is
shown in Appendix C.3.3. The advantage is that the next number in the sequence is
generated in only two cycles, instead of sixteen for a 16-bit pattern as required by the
polynomial method. Table A.3 shows first 160 samples of the 16-bit pseudo-random
pattern, starting with initial seed 0x0001.
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4.6.3 Duty-cycle Generation
An additional feature of the Data Module BIT Function is a variable burst duty-
cycle. This duty-cycle is generated from a block of 1,024 writes to the GBC card.
The BIT Function will divide the block of 1,024 writes into an active and an inactive
portion. Data is written by the Data Module during the active portion of the 1,024
write block, and no data is written for the inactive portion.
The specific duty-cycle is chosen by bits 6 to 1 of the Built-in Test Control Register,
as described in Section 2.3.5. The Data Module divides the 1,024 write block into
eight time slices, each 128 writes long. Using this strategy, anywhere from a 1/8
active/inactive duty-cycle to an 8/0 duty-cycle can be chosen. As an example, for
a 3/8 duty-cycle, the BIT function will perform 384 writes of the possible 1,024 to
the GBC card, and will be idle for the remaining 640 writes. Equation 4.5 shows the
derivation of the 3/8 duty-cycle.
3
- * 1024 = 384 (4.5)
8
The implementation of the burst duty-cycle is performed by a finite state machine
called DUTYFSM in the BIT EPLD, 13022. Figure 4-5 shows the state diagram
for the DUTYFSM finite state machine. Figure 4-5 is only functional, and does not
shown the exact logic for the state transitions. See Appendix C.3.3 for the detailed
FSM logic.
The duty-cycle FSM has eight sequential states numbered one through eight, one
for each time slice. An enable signal which enables writes called ENABLE (active
high) is constructed from an S-R Latch, with the set and reset signals controlled by the
FSM. The set signal of the S-R Latch is asserted high to enable the data generators.
This is done during a card reset, or at then end of the last state (EIGHT) in the FSM.
In each state of the FSM, a counter counts 128 writes to the GBC card. When the
counter finishes, it polls the duty-cycle select inputs to see if they match the current
FSM state number. If the inputs match the current FSM state, the FSM resets the
ENABLE latch, disabling the writing of data to the GBC card for the remainder of
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Figure 4-5: State Diagram of the DUTYFSM Finite State Machine
the current duty-cycle. If the inputs do not match the current DUTYFSM state,
then the counter is reset, and the FSM proceeds to the next state. When the FSM is
at the end of state EIGHT, the FSM will start over with state ONE, repeating the
process.
4.6.4 Built-in Test Finite State Machine
The control of the Data Module BIT Functions is provided by a finite state machine
called DATAFSM in the BIT EPLD, 13022. This FSM controls when to output
the current sample in the BIT pattern on the sample data bus, SD[15..0]. The FSM
consists of four states: BITSTOP, BITGO, BITLOW, and BITHIGH. A state diagram
of the FSM is shown in Figure 4-6.
The BITSTOP and BITHIGH states control the BIT functions when BIT func-
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Figure 4-6: State Diagram of the DATAFSM Finite State Machine
tions are disabled and enabled, respectively. When the BIT functions are disabled,
the state BITSTOP will disable writing to the GBC card and load the seed into the
appropriate pattern generator (alternating or pseudo-random noise). Once the BIT
functions are enabled, the FSM waits until the Arbiter EPLD requests a new data
sample. The Arbiter EPLD reads a new sample from the BIT EPLD by asserting the
FIF02RDN line, since it thinks that the BIT EPLD is the Channel 2 FIFO buffer
memory as discussed in Section 4.6.1. The DATAFSM will then transition to the
BITHIGH state and will only return to the BITGO state once BIT functions have
been enabled.
The BITGO state serves to disable writing to the GBC card during the inactive
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portion of the current duty-cycle. The DATAFSM uses the FIFO 2 empty flag that it
supplies to the Arbiter EPLD to detect the active and inactive portions of the duty-
cycle. The duty-cycle FSM generates an enable signal which affects the state of the
FIFO empty flag that the BIT EPLD sends to the Arbiter EPLD. When the enable
signal is asserted by DUTYFSM, the FIFO 2 empty flag will be in the non-empty
state (deasserted); when the enable signal is deasserted by DUTYFSM, the FIFO 2
empty flag will be in the empty state (asserted). If the FIFO 2 empty flag is in the
empty state, then the DATAFSM will stay in the BITGO state. Once the FIFO 2
empty flag is in the non-empty state, the DATAFSM will output the current sample
on the sample data bus and transition to the BITHIGH state.
The BITHIGH and BITLOW states control the state of the pattern generators,
and correspond to the high and low portion of the FIF02RDN signal generated by
the Arbiter EPLD. The BIT FSM enters the BITHIGH state when the ARBITER
drives FIF02RDN low, requesting another data sample. The BITHIGH state disables
the pattern generators until FIF02RDN is driven high, and then transitions to the
BITLOW state. If the FIFO 2 empty flag is in the empty state, indicating that the
duty-cycle has entered the inactive portion, then BITHIGH state will transition to
the BITGO state.
The BITLOW state is entered when the FIF02RDN signal is driven high, com-
pleting a write cycle. It enables the data generators so that the next data sample
in the chosen BIT pattern will be generated. The BITLOW state then waits until
the FIF02RDN signal is driven low again beginning a new write cycle, and the FSM
will transition to the BITHIGH state. If the BIT functions are disabled, then the
FSM will transition to the BITSTOP state. Otherwise, if the inactive portion of the
duty-cycle is entered, the FSM will transition to the BITGO state where it will wait
until the next active portion of the duty-cycle.
The logic for the DATAFSM is shown in Appendix C.3.3.
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4.6.5 Built-in Test Timing Analysis
Timing analysis was performed on the BIT logic to verify the design. A timing
diagram showing how the BIT function typically operates is shown in Figure D-5.
Table D.5 details the definitions of the timing parameters. All of the EPLD timing
parameters were measured with the Altera EPLD simulation software, which provides
minimum and maximum timing guarantees. Hardware timing parameters were taken
from their respective data books.
The timing diagram shows the generation of three samples in a BIT pattern.
Initially, the BIT functions are in an idle state, corresponding to the BITSTOP or
BITGO state in the DATAFSM. The BITGO state corresponds to the inactive portion
of the duty-cycle. The pseudo-random noise pattern generator is loaded with the seed
value of OxOOO1, and the alternating pattern generator is loaded with the seed value
Of Ox2345. All signals are driven to an inactive state.
The BIT functions become non-idle when the Arbiter EPLD requests the next
sample in the BIT pattern. The FIFO 2 empty flag, FIFO2EFN8OUT, transitions
from the empty state to the non-empty state, enabling the BIT pattern generators.
The Arbiter EPLD then requests another data sample by driving the Channel 2 FIFO
buffer memory read strobe, FIF02RDN8IN, low and then high. The DATAFSM
transitions to BITHIGH and then to BITLOW, driving the appropriate pattern on
the sample data bus, SD.
The Arbiter EPLD generates the appropriate transitions on the GBC data write
strobe, GBCFIFOWRTN, and the sample address bus, SA, performing the actual
Data Interface protocol shown in Figure 4-2. Once the FIF02EFN80UT signal be-
comes deasserted (logic high), corresponding to either the disabling of BIT functions
or the inactive portion of the duty-cycle, the DATAFSM will transition to BITGO or
BITSTOP, and all signals become deasserted.
Figure D-5 verifies that the BIT functions satisfies the timing constraints of the
Data Interface Protocol as shown in Figure 4-2. The first three constraints in Figure 4-
2 are on the data write strobe, GBCFIFOWRTN. The constraints specify that write
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cycle time must be greater than 25 ns, with a minimum of 10 ns for the low and high
portions of the write strobe. Figure D-5 shows that the write strobe lasts two cycles
of the 32 MHz system clock, CLK. Since the CLK period is approximately 32 ns,
these constraints are satisfied. The remaining constraints are on the rising edge of
the write strobe. A minimum setup time of 6 ns and a minimum hold time of 3 ns are
specified in Figure 4-2. These correspond to Tgfsu and Tgfho in Figure D-5. Simple
calculations reveal that the BIT functions provide more than enough setup and hold
time to satisfy these constraints, verifying the design specifications of Figure 4-2.
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Chapter 5
Conclusion
The purpose of this Master of Engineering thesis was to design and implement the
TAXI Fiber Optic Interface Support Module (TAXI-ISM). The TAXI-ISM has been
completely designed, and a prototype printed circuit board has been built based upon
the design presented in this thesis.
5.1 Design Summary
The design of the TAXI-ISM involved several design stages. In the first stage, the
entire schematics for the TAXI-ISM printed circuit board were developed. These
schematics are shown in Appendix B. After the schematics had been designed, de-
tailed timing analysis was performed as a first-cut verification of the design. These
timing diagrams are shown in Appendix D.
The design of the TAXI-ISM also involved a great deal of logic, as evidenced by
the numerous finite state machines, their associated state diagrams, and the large
number of EPLDs used in the design. A significant portion of the design effort was
invested in designing the logic for each of the modules in order to reduce the amount
of time spent in the debug phase. This included the actual logic design, as well as
waveform simulations to verify the logic. Various logic files for the different modules
of the TAXI-ISM are shown in Appendix C.
This concluded the digital systems design portion of the TAXI-ISM. A small bit
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of mechanical design was also necessary to complete the TAXI-ISM design effort.
Research concerning the parts used in the hardware schematics was performed to
ascertain specific component manufacturers and part numbers. Cost/performance
tradeoffs were also considered. Surface-mount components were chosen due to com-
ponent space and height restrictions. Detailed parts lists were then compiled, but are
not included since they do not elicit any new information.
After the parts had been identified, the artwork for the printed circuit board was
designed using the PCAD design package. The mechanical specifications for each
component were used to place the components in the artwork. Trace lengths and
cross-overs were also taken into account. After the components had been placed, an
auto-router was used to route the traces for each signal between their origins and
destinations. The printed circuit board was finally designed as a double-sided eight
layer board, with six signal layers, two power layers, and components on both sides of
the printed circuit board. The artwork drawings are not included because they do not
introduce any additional information to that presented by the schematic diagrams in
Appendix B.
This completes the design portion of the TAXI-ISM. An outside vendor then used
the artwork to construct the printed circuit board. After the circuit board had been
constructed, a second outside vendor placed all the components on the board, and a
prototype TAXI-ISM printed circuit board was completed.
5.2 Current Status of the TAXI-ISM
Due to design delays with the remainder of the Data Multiplexer II system, the
thesis proposal did not include the debugging and testing of the TAXI-ISM printed
circuit board. From the standpoint of the thesis proposal, this thesis involved only
the complete design of a TAXI-ISM printed circuit board up to the debug phase,
and has been completed. Nevertheless, the development of the remainder of the Data
Multiplexer II has progressed to a point that allows the testing of the TAXI-ISM. Due
to the immense amount of time and effort invested in the design phase, a prototype has
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been successfully tested and speedily verified with only minor problems encountered.
The debug effort has validated all of the subsystems of the TAXI-ISM.
The initial testing focused on verifying the Control Interface. the functionality
of the Control Module has been verified. A test was developed to write all the
read/write registers of the TAXI-ISM with an arbitrary data pattern, and then to
read the contents of the registers. The test is successful if the data written to the
registers matches the data read from the registers. This test was performed on the
TAXI-ISM prototype, and the Control Interface and all the registers are functioning.
The second debug effort focused on the serial identification device in the Control
Module. This identification device is the serial E2PROM as discussed in Chapter 2.
A serial identification read/write test was devised that writes all the locations in
the serial E2 PROM with an arbitrary data pattern, and then reads back the entire
contents. The test is successful if the data written to the serial E2PROM matches
the data read. The serial identification device of the TAXI-ISM has been verified as
of the writing of this thesis.
The next module to be debugged was the Data Module. The first issue that
was examined was the ability of the TAXI-ISM to respond correctly to new coherent
processing intervals (CPI) as discussed in Chapter 4. As a review, after a falling edge
on the CPISTART signal, a new CPI is initiated. The Data Module should respond
by writing a sample to the GBC card with the command code b0001 on the sample
control bus, SC[3..0]. A test was designed that caused the GBC card to start a new
CPI by driving CPISTART low. The test is successful if the TAXI-ISM responds by
writing a sample with the right value on the sample control bus. The TAXI-ISM CPI
functions have been verified as of the writing of this thesis.
Debug efforts were then focused on getting the Data Module to correctly write
data to the GBC card buffer memory. The first step involved testing the TAXI-
ISM/GBC data interface using the built-in test (BIT) functions of the Data Module
as discussed in Chapter 4. The Data Module was set to write the entire address space
of the GBC card with a pseudo-random noise pattern starting with a seed of Oh0001,
i.e. until the Channel 2 address generators overflowed. The GBC card then started
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a new coherent processing interval, CPI, resetting the address generators. A second
pattern starting with a seed of Oh0002 was then written to the GBC card. A software
program written in C was used to check the two pseudo-random noise patterns that
the TAXI-ISM wrote to GBC memory. The program starts with a seed of h0001
and checks if the BIT data that the TAXI-ISM wrote matches the correct pattern. It
then checks the pattern starting with seed Oh0002. If the results contain zero errors,
then the test is successful and the TAXI-ISM/GBC data interface is verified. The
prototype TAXI-ISM was set up to perform this test nine sequential times. Successful
results were contained, verifying the functionality of the Data Module BIT function
and the TAXI-ISM/GBC data interface. This test also verified the ability of the
TAXI-ISM to record and respond correctly to error messages.
The final step involved generating external fiber optic input data streams and
passing them through the entire TAXI-ISM to the GBC card. A test fixture called
the TAXI Fiber Optic Test Fixture (TTF), developed as an MIT Undergraduate
Advanced Project, was used to generate fiber optic patterns for the TAXI-ISM to
process. The TTF generates an 8-bit pseudo-random noise pattern which can then
be processed by the TAXI-ISM. Tests were performed to verify operation during single
and multiple channel modes. The TAXI-ISM was first set up to operate the Channel
1 data stream only. The entire bandwidth of the Channel 1 GBC address space was
written with an 8-bit pseudo-random noise pattern that was sequenced into a 16-bit
pattern by the Receiver Module input processor. A C program was then written
to verify the pattern. The same test was performed for Channel 2 only, and both
channels simultaneously. All three tests successfully passed, verifying that the TAXI-
ISM does indeed process and record external data streams to the GBC card correctly.
The frame synchronization, byte-to-word sequencing, and signal detect capabilities of
the Receiver Module were also verified with various other tests.
This concludes the TAXI Fiber Optic Interface Support Module project. The re-
sults obtained from the debugging phase lead to the conclusion that the large amount
of time and effort invested in the design phase contributed to the almost effortless
debug process and the rapid completion of the project. Several final printed circuit
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boards are currently being built as of the writing of this thesis, and the entire Data
Multiplexer II system is being prepared for real-time operation. This project has been
a successful Master of Engineering thesis project both from the design standpoint, as
well as the testing standpoint. The amount of effort spent on the design was truly a
great accomplishment, leading to a relatively easy testing phase and virtually little
debugging effort.
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Appendix A
Reference Tables
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Address (Hex) Description
0x00 Reserved for Future Use
0x01 PCB ID Control/Status Register
0x02 Reserved for Future Use
0x03 PCB ID Data Register
0x04- 0x07 Reserved for Future Use
0x08 Control Register
0x09 Error Register
OxOA Built-in Test Control Register
OxOB Built-in Test Base Pattern Register
OxOC Interrupt Vector Register
OxOD - OxlF Reserved for Future Use
0x20 Channel 1 Receiver Module EPLD (12847) ID Register
0x21 Channel 1 Control Register
0x22 Channel 1 Status Register
0x23 Channel 1 Frame Synchronization 1 Register
0x24 Channel 1 Frame Synchronization 2 Register
0x25 Channel 1 Frame Synchronization 3 Register
0x26 Channel 1 Frame Synchronization 4 Register
0x27 Channel 1 Receiver Error Register
0x28 Channel 1 Ending Address Low Register
0x29 Channel 1 Ending Address High Register
Ox2A Channel 2 Ending Address Low Register
Ox2B Channel 2 Ending Address High Register
Ox2C Ending Address Register Controller EPLD (13035) ID Register
Ox2D Reserved for Future Use
Ox2E Built-in Test Controller EPLD (13022) ID Register
0x2F Control Module EPLD (13021) ID Register
0x30 Channel 2 Receiver Module EPLD (12847) ID Register
0x31 Channel 2 Control Register
0x32 Channel 2 Status Register
0x33 Channel 2 Frame Synchronization 1 Register
0x34 Channel 2 Frame Synchronization 2 Register
0x35 Channel 2 Frame Synchronization 3 Register
0x36 Channel 2 Frame Synchronization 4 Register
0x37 Channel 2 Receiver Error Register
0x38 - Ox3F Reserved for Future Use
Table A.1: Control Register Address Map
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Bits 6..1 Duty Cycle (on/off)
000000 128/896
000001 256/768
000010 384/640
000011 512/512
000100 640/384
000101 768/256
000110 896/128
000111 1024/0
001000 to 111111 Reserved
Table A.2: Built-in Test Control Register Duty Cycle Bit Selector Definitions
Table A.3: Built-in Test Pseudo-random Noise Pattern Sample
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0001 7A16 B43F 7FCA C190 5F55 118A BCC5
6369 56A0 4EAA F878 335E BECO 89C7 AB35
CF7E 6BBA 6EB4 52C9 6FAB AC56 4752 118C
DAA4 6FD5 29D4 OA5B 64D3 47EB 889A A1D9
0A54 262A 82D2 F62D 6A8A D2FD FDDF 2B29
03AB D3A9 D3AB 2786 4FF8 B06D 334D 8DE7
AEF2 D778 11AA BCEA 21BF D14F B7F2 CA73
D9FC 8F97 116B C61F 1B77 BEE5 61B2 391E
B7BA 94A3 21EB FE41 ADE9 B95F 70F9 FF2E
EE1B ADA9 B901 F554 FOFI 1CAB C9BE 6C45
97FB C1A9 C6FE 61AD C6FB 89F7 1606 76DC
1047 OB88 566D F89D DBC8 A21C E163 43FC
2C19 B8FE OB07 1429 36FE BACO 8C2F F1E5
3281 40BC 2FC9 068F 4558 B9DB E208 90B6
7145 8F18 532F 087C 7A7F 90D6 7134 4863
DB1F 0394 2C63 AF30 22CC E197 6C60 7F8E
5382 BE3A 9EB4 89A4 257F D444 63D5 27EC
E52A 62D2 3AE1 4B1D 5D13 7541 18BC 6D3D
7562 96A8 F3AA 72D2 2D40 205E AAEF D958
1D49 3C25 DEAE C09E 66C0 7638 82C7 A36B
Appendix B
Hardware Schematics
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Figure B-l: Channel 1 Receiver Module Schematics
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Figure B-2: Channel 2 Receiver Module Schematics
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Figure B-4: Input/Output P1 Connector Schematics
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Appendix C
Logic Design (Firmware)
C.1 Receiver Module: 12847
TITLE "12847-";
** DWG 12847 REV -
** Project:
** Designer:
**Description:
** Description:
**
TAXI Fiber Optic Interface Support Module
Stanley C. Wang
EPLD design file for Sequencer Function.
Used on ASTB Data Multiplexer II TAXI Fiber
Optic Interface Support Module (TAXI-ISM)
DESIGN IS "12847-"
BEGIN
DEVICE "12847-" IS "EPM7160LC84-10"
BEGIN
@ 10 : INPUT
@ 30 : INPUT
@ 29 : INPUT
@ 28 : INPUT
@ 27 : INPUT
@ 25 : INPUT
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**
**
**
**
**
**
**
**
**
bitcrO
ctladdrO
ctladdrl
ctladdr2
ctladdr3
ctladdr4
ctladdr5
ctloeinn
ctlrdn
ctlwrlon
fifofulln
ismcrO
jumper
overflow
resetn
sigdet
tclk
tcstrb
tcO
tcl
tc2
tc3
tdstrb
tdO
tdl
td2
td3
td4
td5
td6
td7
tvltn
ackn
ctloeoutn
fifodataO
fifodatal
fifodata2
fifodata3
fifodata4
fifodata5
fifodata6
fifodata7
fifodata8
fifodata9
fifodatalO
fifodatall
fifodata12
fifodatal3
fifodatal4
fifodatal5
fiforstn
@ 24 :INPUT;
@ 84 :INPUT;
@ 1 :INPUT
@ 2 :INPUT 
@ 77 :INPUT
@ 12 :INPUT
@ 14 :INPUT
@ 8 :INPUT
@ 31 :INPUT
@ 9 :INPUT
@ 83 :INPUT
@ 40 :INPUT
@ 36 :INPUT
@ 35 :INPUT
@ 34 :INPUT
@ 33 :INPUT
@ 41 :INPUT
@ 54 :INPUT;
@ 52 :INPUT;
@ 51 :INPUT;
@ 50 :INPUT;
@ 49 :INPUT;
@ 48 :INPUT;
@ 45 :INPUT;
@ 44 :INPUT;
@ 37 :INPUT
@ 11 OUTPUT;
@ 4 OUTPUT;
@ 56 OUTPUT;
@ 57 OUTPUT;
@ 58 OUTPUT;
@ 60 OUTPUT;
@ 61 OUTPUT;
@ 62 OUTPUT;
@ 63 OUTPUT;
@ 64 OUTPUT;
@ 65 OUTPUT;
@ 67 OUTPUT;
@ 68 OUTPUT;
@ 69 OUTPUT;
@ 70 OUTPUT;
@ 71 OUTPUT;
@ 73 OUTPUT;
@ 74 OUTPUT;
@ 75 OUTPUT;
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fifowrtn
taxirstn
ctldataO
ctldatal
ctldata2
ctldata3
ctldata4
ctldata5
ctldata6
ctldata7
END;
CONNECTED_PINS
BEGIN
ctloeoutn : OUTPUT;
ctloeinn : INPUT;
END;
END;
SUBDESIGN 12847-'
(
tclk : INPUT;
% Board Reset
resetn : INPUT;
@ 76
@ 55
@ 23
@ 22
@ 21
@ 20
@ 18
@ 17
@ 16
@ 15
: OUTPUT;
: OUTPUT;
: BIDIR ;
: BIDIR
: BIDIR ;
: BIDIR
: BIDIR ;
: BIDIR ;
: BIDIR
: BIDIR
% TAXI Output Clock %
0/
,0
% Hardware Reset %
% GBC Control Interface
ctlrdn, ctlwrlon : INPUT;
jumper : INPUT;
ctladdr[5..01 :
ctldata[7..01 :
ackn : OUTPUT;
INPUT;
BIDIR;
ismcrO, bitcrO : INPUT;
% TAXI Receiver Signals
tvltn : INPUT;
tcstrb : INPUT;
tdstrb : INPUT;
sigdet : INPUT;
tc[3..01 : INPUT;
td[7..01 : INPUT;
taxirstn : OUTPUT;
Control Read AND Write Strobes
% Control Read AND Write Strobes %
% EPLD Jumper for Reg. Address %
% Gnd indicates Channel 2 %
% VCC indicates Channel 1 %
% Control Address Bus %
% Control Data Bus %
% Channel Control Acknowledge %
% ISM and BIT Control Reg. Bit 0 %
% TAXI Violation %
% TAXI Command Strobe %
% TAXI Data Strobe %
% Receiver Signal Detect %
% TAXI Parallel Command Output %
% TAXI Parallel Data Output %
% TAXI /RESET Signal %
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% FIFO Control %
fifowrtn : OUTPUT;
fifodata[15..01 : OUTPUT;
fiforstn : OUTPUT;
fifofulln : INPUT;
% Data Interface %
overflow : INPUT;
ctloeinn : INPUT;
ctloeoutn : OUTPUT;
% FIFO Write Signal %
% FIFO Data %
% FIFO /RESET Signal %
% FIFO Full Flag %
% Address Counter Overflow Flag %
% EPLD Output Enable %
variable
% Define ctldata external pads %
ctldata_t[7..01 : TRI;
fnsel : SOFT; % See if this channel is selected %
ctlwrlonsync[1..O] : DFF; % Synchronize control signals %
ctlrdnsync[1..01 : DFF;
ackn : DFF;
% Control Write FSM %
writefsm : MACHINE WITH STATES
(writeidle, writeack, writewait);
% Control Read FSM %
readfsm: MACHINE WITH STATES
(readidle, readack, readwait);
% Define registers %
fncr[7..01 : DFFE;
fnsr[1..O] : DFFE;
fnsr_out [..O] : DFFE;
fnfsOr[7..01 : DFFE;
fnfslr[7..01 : DFFE;
fnfs2r[7...01 : DFFE;
fnfs3r7...01 : DFFE;
fnrer[3..01 : DFFE;
fnrer_out[3..01 : DFFE;
% Ch.
% Ch.
% Ch.
% Ch.
% Ch.
% Ch.
% Ch.
n Control Register %
n Status Register %
n Frame Sync 0 Register %
n Frame Sync 1 Register %
n Frame Sync 2 Register %
n Frame Sync 3 Register %
n Receiver Error Reg. %
bitcrOsync[1..O] : DFF;
ismcrOsync[1..O] : DFF;
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)
% Ch. n Status Register FSM %
fnsrfsm: machine with states
(fnsridle, fnsrirdwait, fnsrnoti, fnsrnirdwait);
% Ch. n Receiver Error Register %
fnrerfsm: machine with states
(fnreridle, fnreriwait, fnrernoti, fnrerniwait);
% Frame Synchronizer %
fsync: machine with states % Frame Sync State Machine %
(idle, syncl, sync2, sync3, sync4);
fsyncreset : DFF;
fsOmatchl, fsOmatchh, fslmatchl, fslmatchh : DFFE;
fs2matchl, fs2matchh, fs3matchl, fs3matchh : DFFE;
fsyncdet : DFFE;
tsyncdet : DFFE;
% Synchronize Inputs %
resetnsync[l..O] : DFF;
tdstrbO : DFFE;
fcycle : DFFE;
tclkdel : DFFE;
sigdetsync[1..O] : DFF;
% FIFO Control %
fifodata[15..01 : DFF; % FIFO Output Data %
fifowrtn : DFFE; % FIFO Write Signal %
BEGIN
DEFAULTS
ctloeoutn = VCC;
% Registers %
fncr[7..0].clrn = VCC;
fncr[7..0].prn = VCC;
fncr[7..0].ena = GND;
fnsr[1.01. clrn = VCC;
fnsr[1 .01.prn = VCC;
fnsr[1 ..01.ena = GND;
fnsr_out[1..01.clrn = VCC;
fnsr_out[1..01.prn = VCC;
fnsr_outEl..01.ena = GND;
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fnfsOr[7..01.clrn = VCC;
fnfsOr[7..0.prn = VCC;
fnfs0r[7..0].ena = GND;
fnfslr[7..0 .clrn = VCC;
fnfslr[7..O].prn = VCC;
fnfslr[7..O].ena = GND;
fnfs2r[7.O]0.clrn = VCC;
fnfs2r[7..O].prn = VCC;
fnfs2r[7..0O]ena = GND;
fnfs3r[7..O.] clrn = VCC;
fnfs3r[7..0O.prn = VCC;
fnfs3r[7..0].ena = GND;
fnrer[3..O0.clrn = VCC;
fnrer[3..O].prn = VCC;
fnrER[3..0].ena = GND;
fnrer_out[3 .0 .clrn = VCC;
fnrer_out[3..0].prn = VCC;
fnrer_out[3..0.ena = GND;
bitcrOsync[1.clrn = VCC;
bitcrOsync[1 .prn = VCC;
ismcrOsync[1.clrn = VCC;
ismcrOsync[].prn = VCC;
ackn.d = VCC;
ackn.clrn = VCC;
% FIFO %
fifowrtn.clrn = VCC;
fifowrtn.prn = VCC;
fifodata[15..0O.clrn = VCC;
fifodata[15..0].prn = VCC;
tclkdel.clrn = VCC;
tclkdel.prn = VCC;
% Frame Sync %
fsyncreset.clrn = VCC;
fsyncreset.prn = VCC;
fsyncdet.clrn = VCC;
fsyncdet.prn = VCC;
tsyncdet.clrn = VCC;
tsyncdet.prn = VCC;
fsOmatchl.clrn = VCC;
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fsOmatchl.prn = VCC;
fsOmatchh.clrn = VCC;
fsOmatchh.prn = VCC;
fslmatchl.clrn = VCC;
fslmatchl.prn = VCC;
fslmatchh.clrn = VCC;
fslmatchh.prn = VCC;
fs2matchl.clrn = VCC;
fs2matchl prn = VCC;
fs2matchh.clrn = VCC;
fs2matchh.prn = VCC;
fs3matchl.clrn = VCC;
fs3matchl.prn = VCC;
fs3matchh.clrn = VCC;
fs3matchh.prn = VCC;
fcycle.clrn = VCC;
fcycle.prn = VCC;
% Synchronize Inputs %
resetnsync[1..O].clrn = VCC;
resetnsync[l..0].prn = VCC;
sigdetsync[1..O].clrn = VCC;
sigdetsync[l..01.prn = VCC;
END DEFAULTS;
% Synchronize Reset %
resetnsync[1..01.clk = GLOBAL (tclk);
resetnsync[l].d = resetn;
resetnsync[O].d = resetnsync[l].q;
% Synchronize Control Signals %
ctlrdnsync[].clk = GLOBAL(tclk);
ctlrdnsync[].clrn = VCC;
ctlrdnsync[1 .prn = resetnsync[01 .q;
ctlrdnsync[l].d = ctlrdn;
ctlrdnsync [0.d = ctlrdnsync[1.q;
ctlwrlonsync[] .clk = GLOBAL(tclk);
ctlwrlonsync[] .clrn = VCC;
ctlwrlonsync[1 .prn = resetnsync[]0 .q;
ctlwrlonsync [l.d = ctlwrlon;
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ctlwrlonsync [0].d = ctlwrlonsync[l].q;
ackn.clk = GLOBAL(tclk);
ackn.prn = resetnsync[0].q AND (!ctlrdn OR !ctlwrlon);
% Channel Selector %
% CTLADDR b1O0 IS Ch. 1 %
% CTLADDR bO IS Ch. 2 %
fnsel = (ctladdr[5..3] == (B"1", !jumper, B"O"));
% Control Reads %
ctldata[7..0] = ctldatat [7..0];
ctldatat[7..0].oe = !ctloeinn;
readfsm.clk = GLOBAL(tclk);
readfsm.reset = !resetnsync[O].q;
CASE readfsm IS
WHEN readidle =>
IF (!ctlrdnsync[0].q AND fnsel) THEN
readfsm = readack;
ELSIF (!ctlrdnsync [0] .q) THEN
readfsm = readwait;
ELSE
readfsm = readidle;
END IF;
WHEN readack => % Acknowledge completion of Ctl. Read %
CASE ctladdr[2..0] IS
WHEN 0 => % EPLD ID Reg. (Revision Level) %
ctldatat[7..0] = H"OO";
WHEN 1 => % Channel Control Register %
ctldatat[7..0] = fncr[7..0];
WHEN 2 => % Channel Status Register %
ctldatat[7..0] =
(H"O" ,B"00",fnsr_out [1..0);
WHEN 3 => % Frame Sync 1 Register %
ctldatat[7..0] = fnfsOr[7..0];
WHEN 4 => % Frame Sync 2 Register %
ctldata_t[7..0] = fnfslr[7..0];
WHEN 5 => % Frame Sync 3 Register %
ctldatat [7..0] = fnfs2r[7..0];
WHEN 6 => % Frame Sync 4 Register %
ctldata_t[7..0] = fnfs3r[7..0];
WHEN 7 => % Channel Receiver Error Reg. %
ctldata_t[7..0] = (H"O",fnrer_out[3..0]);
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END CASE;
ctloeoutn = ctlrdn;
% Wait until sync registers are clear %
IF (ctlrdnsync[O].q) THEN
readfsm = readidle;
ELSE
ackn.d = GND;
readfsm = readack;
END IF;
WHEN readwait =>
IF (ctlrdnsync[O].q) THEN
readfsm = readidle;
ELSE
readfsm = readwait;
END IF;
END CASE;
% Control Writes %
writefsm.clk = GLOBAL(tclk);
writefsm.reset = !resetnsync[O].q;
CASE writefsm IS
WHEN writeidle =>
IF (!ctlwrlonsync[O].q AND fnsel) THEN
CASE ctladdr[2..0 IS
WHEN 1 =>
fncr[].ena = VCC;
fncr[7..0].d
WHEN 3 =>
fnfsOrl[].ena
fnfs0r[].d =
WHEN 4 =>
fnfslr[].ena
fnfslr[].d =
WHEN 5 =>
fnfs2r[].ena
fnfs2r[].d =
WHEN 6 =>
fnfs3r[].ena
fnfs3r[].d =
END CASE;
writefsm = writeack;
= ctldata[7..0];
= VCC;
ctldata[7..0];
= VCC;
ctldata[7..0];
= VCC;
ctldata[7..0];
= VCC;
ctldata[7..0];
116
ELSIF (!ctlwrlonsync[].q) THEN
writefsm = writewait;
ELSE
writefsm = writeidle;
END IF;
WHEN writeack => % Acknowledge completion of Ctl. Wrt. %
IF (ctlwrlonsync[O].q) THEN
writefsm = writeidle;
ELSE
ackn.d = GND;
writefsm = writeack;
END IF;
WHEN writewait =>
IF (ctlwrlonsync[O].q) THEN
writefsm = writeidle;
ELSE
writefsm = writewait;
END IF;
END CASE;
% Ch. n Control Register %
fncr[7..0].clk = GLOBAL (tclk);
fncr[7].prn = resetnsync[O].q;
fncr[6..0].clrn = resetnsync[O].q;
taxirstn = !fncr[6] .q;
fiforstn = !fncr[7].q;
% Ch. n Frame Sync 0 Register %
fnfsOr[7..0].clk = GLOBAL (tclk);
fnfsOr[7..0] .clrn = resetnsync[O].q;
% Ch. n Frame Sync 1 Register %
fnfslr[7..0].clk = GLOBAL (tclk);
fnfslr[7..0].clrn = resetnsync[O] .q;
% Ch. n Frame Sync 2 Register %
fnfs2r[7..0].clk = GLOBAL (tclk);
fnfs2r[7..0].clrn = resetnsync[O].q;
% Ch. n Frame Sync 3 Register %
fnfs3r[7..0].clk = GLOBAL (tclk);
fnfs3r[7..0].clrn = resetnsync[O].q;
% Bit Control Register and DC Control Register Bits %
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bitcrOsync[].clk = GLOBAL (tclk);
bitcrOsync[] .clrn = resetnsync[] .q;
bitcrOsync[1].d = bitcrO;
bitcrOsync [0] .d = bitcrOsync[1].q;
ismcrOsync[] .clk = GLOBAL (tclk);
ismcrOsync[].clrn = resetnsync[O] .q;
ismcrOsync[1].d = ismcrO;
ismcr0sync[O].d = ismcrOsync[1] .q;
% Synchronize SIGDET %
sigdetsync[].clk = GLOBAL(tclk);
sigdetsync[] .clrn = resetnsync [0].q;
% If fncr[5] = 1 then enable sigdet .
% If fncr[5] = 0 then disable %
sigdetsync[].prn = fncr[5].q OR !resetnsync[O].q;
sigdetsync [1].d = sigdet;
sigdetsync [0].d = sigdetsync[1].q;
% Frame Synchronization %
tdstrbO.clk = GLOBAL (tclk);
tdstrbO.clrn = resetnsync [0] .q;
tdstrbO.d = tdstrb AND sigdetsync[O] .q;
tdstrbO.ena = ismcrOsync[O].q AND !bitcrOsync[O].q;
fsOmatchh.clk = GLOBAL (tclk);
fsOmatchl.clk = GLOBAL (tclk);
fslmatchh.clk = GLOBAL (tclk);
fslmatchl.clk = GLOBAL (tclk);
fs2matchh.clk = GLOBAL (tclk);
fs2matchl.clk = GLOBAL (tclk);
fs3matchh.clk = GLOBAL (tclk);
fs3matchl.clk = GLOBAL (tclk);
fsOmatchh.clrn = resetnsync[O].q;
fsOmatchl.clrn = resetnsync[O].q;
fslmatchh.clrn = resetnsync[O].q;
fslmatchl.clrn = resetnsync[O].q;
fs2matchh.clrn = resetnsync[O].q;
fs2matchl.clrn = resetnsync[O].q;
fs3matchh.clrn = resetnsync[O].q;
fs3matchl.clrn = resetnsync[O].q;
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fsOmatchh.en
fsOmatchl.en
fslmatchh.en
fslmatchl. en
fs2matchh.en
fs2matchl.en
fs3matchh.en
fs3matchl.en
fsOmatchh.d
fsOmatchl.d
fslmatchh. d
fslmatchl.d
fs2matchh.d
fs2matchl.d
fs3matchh.d
fs3matchl.d
= ismcrOsync[O].q
= ismcrOsync[]0.q
= ismcrOsync[O].q
= ismcrOsync[]0.q
= ismcrOsync[01.q
= ismcrOsync[]0.q
= ismcrOsync[]0.q
= ismcrOsync[]0.q
= (td[7. .41
= (td[3 .01
= (td[7. .4]
= (td[3. .01
= (td[7. .41
= (td[3..01
= (td[7. .41
= (td[3. .01
AND
AND
AND
AND
AND
AND
AND
AND
!bitcrOsync[O]q;
!bitcrOsync[O]q;
!bitcrOsync[0] .q;
!bitcrOsync[O] q;
!bitcrOsync [O] q;
!bitcrOsync[O].q;
!bitcrOsync[O].q;
!bitcrOsync[O].q;
== fnfs0r[7..41);
== fnfs0r[3..01);
== fnfslre7..41);
== fnfslr[3..01);
== fnfs2r[7..41);
== fnfs2r[3..01);
== fnfs3r[7..41);
== fnfs3r[3..01);
% Frame Sync FSM %
fsync.clk = GLOBAL (tclk);
fsyncreset.clk = GLOBAL(tclk);
fsyncreset.d = !resetnsync[1].q OR !ismcrOsync[O].q
OR bitcrOsync[O].q;
fsync.reset = fsyncreset.q;
CASE (fsync) IS
WHEN idle =>
IF (tdstrbO AND fsOmatchh AND fsOmatchl) THEN
fsync = syncl;
END IF;
WHEN syncl =>
IF (tdstrbO AND fslmatchh AND fslmatchl) THEN
fsync = sync2;
ELSIF (tdstrbO) THEN
fsync = idle;
END IF;
WHEN sync2 =>
IF (tdstrbO AND fs2matchh AND fs2matchl) THEN
fsync = sync3;
ELSIF (tdstrbO) THEN
fsync = idle;
END IF;
WHEN sync3 =>
IF (tdstrbO AND fs3matchh AND fs3matchl) THEN
fsync = sync4;
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ELSIF (tdstrbO) THEN
fsync = idle;
END IF;
WHEN sync4 =>
fsync = idle;
WHEN OTHERS =>
fsync = idle;
END CASE;
IF ((fncr[4..3] == O) AND (fsync == syncl)) THEN
fsyncdet = VCC;
ELSIF ((fncr[4..3] == 1) AND (fsync == sync2)) THEN
fsyncdet = VCC;
ELSIF ((fncr[4..3] == 2) AND (fsync == sync3)) THEN
fsyncdet = VCC;
ELSIF ((fncr[4..3] == 3) AND (fsync == sync4)) THEN
fsyncdet = VCC;
END IF;
% Updating and Reading Ch. n Status Register %
fsyncdet.clk = GLOBAL (tclk);
fsyncdet.clrn = resetnsync[O].q;
fsyncdet.ena = ismcrOsync[O].q AND !bitcrOsync[O].q;
tsyncdet.d = tcstrb AND (tc[3..0] == O) AND sigdetsync[O].q;
tsyncdet.clk = GLOBAL (tclk);
tsyncdet.clrn = resetnsync[O].q;
tsyncdet.ena = ismcrOsync[O].q AND !bitcrOsync[O].q;
fnsr[1..0].clk = GLOBAL (tclk);
fnsr[1..0].clrn = resetnsync[O].q;
fnsr_out[1..0].clk = GLOBAL (tclk);
fnsr_out[1..0].clrn = resetnsync[O].q;
fnsrfsm.reset = !resetnsync[O].q;
fnsrfsm.clk = GLOBAL (tclk);
CASE (fnsrfsm) IS
WHEN fnsridle =>
IF (ismcrOsync[O].q) THEN
fnsrfsm = fnsrnoti;
ELSIF (!ctlrdnsync[O] AND fnsel AND
(ctladdr[2..0] == 2)) THEN
fnsrfsm = fnsrirdwait;
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fnsr_out[1..O].ena = VCC;
fnsr_out[1. ] = fnsr[1.0];
fnsr[].ena = VCC;
fnsr[1..01 = GND;
ELSIF (!ctlrdnsync [0Ol.q) THEN
fnsrfsm = fnsrirdwait,
ELSE
fnsrfsm = fnsridle;
END IF;
WHEN fnsrirdwait =>
IF (ctlrdnsync[O]) THEN
fnsrfsm = fnsridle;
ELSE
fnsrfsm = fnsrirdwait;
END IF;
WHEN fnsrnoti =>
IF (!ismcrOsync[Ol.q) THEN
fnsrfsm = fnsridle;
fnsr[1] = fnsr[1] OR fsyncdet.q;
fnsr[O] = fnsr[O] OR tsyncdet.q;
ELSIF (!ctlrdnsync[O] AND fnsel AND
(ctladdr[2..01 == 2)) THEN
fnsrfsm = fnsrnirdwait;
fnsr_out[l..O].ena = VCC;
fnsr_out[1..01 = fnsr[1..0];
fnsr[1] = GND OR fsyncdet.q;
fnsr[O] = GND OR tsyncdet.q;
ELSIF (!ctlrdnsync[Ol.q) THEN
fnsr[1] = fnsr[l] OR fsyncdet.q;
fnsr[O] = fnsr[O] OR tsyncdet.q;
fnsrfsm = fnsrnirdwait;
ELSE
fnsr[1] = fnsr[1] OR fsyncdet.q;
fnsr[O] = fnsr[01 OR tsyncdet.q;
fnsrfsm = fnsrnoti;
END IF;
fnsr[].ena = VCC;
WHEN fnsrnirdwait =>
IF (ctlrdnsync[O]) THEN
fnsrfsm = fnsrnoti;
ELSE
fnsrfsm = fnsrnirdwait;
END IF;
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fnsr[] .ena = VCC;
fnsr[1] = fnsr[1] OR fsyncdet.q;
fnsr[O] = fnsr[O] OR tsyncdet.q;
END CASE;
% Receiver Error Register %
fnrer[3..0].clk = GLOBAL (tclk);
fnrer[3..0] .clrn = resetnsync[O] .q;
fnrerout[3..0].clk = GLOBAL (tclk);
fnrer_out[3..0].clrn = resetnsync[O] .q;
fnrerfsm.reset = !resetnsync[0].q;
fnrerfsm.clk = GLOBAL (tclk);
CASE (fnrerfsm) IS
WHEN fnreridle =>
IF (ismcrOsync[0] .q) THEN
fnrerfsm = fnrernoti;
ELSIF (!ctlrdnsync[O] AND fnsel AND
(ctladdr[2..0] == 7)) THEN
fnrerout[].ena = VCC;
fnrerout[3..0] = fnrer[3..0];
fnrerfsm = fnreriwait;
ELSIF (!ctlwrlonsync[O] AND fnsel AND
(ctladdr[2..O] == 7)) THEN
fnrer[].ena = VCC;
fnrer[3..0] = !ctldata[3..0] AND fnrer[3..0];
fnrerfsm = fnreriwait;
ELSIF (!ctlrdnsync [0].q OR !ctlwrlonsync [O].q) THEN
fnrerfsm = fnreriwait;
ELSE
fnrerfsm = fnreridle;
END IF;
WHEN fnreriwait =>
IF (ctlrdnsync[0] AND ctlwrlonsync[0].q) THEN
fnrerfsm = fnreridle;
ELSE
fnrerfsm = fnreriwait;
END IF;
WHEN fnrernoti =>
IF (!ismcrOsync[0].q) THEN
fnrerfsm = fnreridle;
fnrer[3].d = fnrer[3].q OR overflow;
fnrer[2].d = fnrer[2].q OR !fifofulln;
fnrer[1].d = fnrer[1].q OR tvltn;
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fnrer[O].d = fnrer[O].q OR !sigdetsync[O].q;
ELSIF (!ctlrdnsync[O] AND fnsel AND
(ctladdr[2..0] == 7)) THEN
fnrerfsm = fnrerniwait;
fnrerout[].ena = VCC;
fnrer_out[3..0] = fnrer[3..O];
fnrer[3].d = fnrer[3].q
fnrer[2].d = fnrer[2].q
fnrer[1].d = fnrer[1].q
fnrer[O].d = fnrer[O].q
ELSIF (!ctlwrlonsync[O] AND
(ctladdr[2..0] == 7))
fnrer[3] = (!ctldata[3]
overflow;
fnrer[2] = (!ctldata[2]
!fifofulln;
fnrer[1] = (!ctldata[1]
tvltn;
fnrer[O] = (!ctldata[O]
OR overflow;
OR !fifofulln;
OR tvltn;
OR !sigdetsync[O].q;
fnsel AND
THEN
AND fnrer[3]) OR
AND fnrer[2]) OR
AND fnrer[1]) OR
AND fnrer[O]) OR
!sigdetsync[0] .q;
fnrerfsm = fnrerniwait;
ELSIF (!ctlrdnsync [0] .q OR !ctlwrlonsync[].q) THEN
fnrer[3].d = fnrer[3].q OR overflow;
fnrer[2].d = fnrer[2].q OR !fifofulln;
fnrer[1] .d = fnrer[1] .q OR tvltn;
fnrer[O].d = fnrer[O].q OR !sigdetsync[O].q;
fnrerfsm = fnrerniwait;
ELSE
fnrer[3].d = fnrer[3].q
fnrer[2] .d = fnrer[2].q
fnrer[1].d = fnrer[1].q
fnrer[0].d = fnrer[0].q
fnrerfsm = fnrernoti;
END IF;
OR overflow;
OR !fifofulln;
OR tvltn;
OR !sigdetsync[O].q;
fnrer[].ena = VCC;
WHEN fnrerniwait =>
IF (ctlrdnsync[O].q AND ctlwrlonsync[O].q) THEN
fnrerfsm = fnrernoti;
ELSE
fnrerfsm = fnrerniwait;
END IF;
fnrer[].ena = VCC;
fnrer[3].d = fnrer[3].q OR overflow;
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fnrer[2].d = fnrer[2].q OR !fifofulln;
fnrer[1].d = fnrer[1].q OR tvltn;
fnrer[O].d = fnrer[O].q OR !sigdetsync[O].q;
END CASE;
% Writing to the FIFO %
fifodata[15..0].clk = GLOBAL (tclk);
fifodata[15..0].clrn = resetnsync[O].q;
IF (tdstrb AND sigdetsync[O].q AND ((!fcycle AND
(fncr[1..0] == 1)) OR (fcycle AND (fncr[1..O0] == 2))))
THEN
fifodata [15..8] = td[7..0];
ELSE
fifodata[15..8] = fifodata[15..8];
END IF;
IF (tdstrb AND sigdetsync[O].q AND ((fcycle AND
(fncr[1..0] == 1)) OR (!fcycle AND (fncr[1..0] == 2))))
THEN
fifodata[7..0] = td[7..0];
ELSE
fifodata[7..0] = fifodata[7..0];
END IF;
fcycle.clk = GLOBAL (tclk);
IF (!resetnsync[0].q) THEN
fcycle = GND;
ELSIF (!fncr[2] AND tdstrb AND sigdetsync[0].q) THEN
fcycle = !fcycle;
ELSIF (fncr[2] AND tcstrb AND sigdetsync[O].q AND
(tc[3..0] == 0)) THEN
fcycle = GND;
ELSIF (fncr[2] AND tdstrb AND sigdetsync[O].q) THEN
fcycle = !fcycle;
ELSE
fcycle = fcycle;
END IF;
fifowrtn.clk = GLOBAL (tclk);
fifowrtn.prn = !tclkdel;
!fifowrtn.d = fcycle AND tdstrb AND ((fncr[1..0] == 1) OR
(fncr[1..0] == 2)) AND sigdetsync[O].q AND
fifofulln AND ismcrOsync[O].q AND
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!bitcrOsync [0] .q;
tclkdel.d = VCC;
tclkdel.clk = !tclk;
tclkdel.clrn = !fifowrtn.q;
END;
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C.2 Control Module: 13021
TITLE "13021-";
** **
** DWG 13021 REV - **
** Project: TAXI Fiber Optic Interface Support Module **
** Designer: Stanley C. Wang **
** **
** Description: EPLD file used for the Serial EEPROM Controller **
** and the Control Function. Used on ASTB Data **
** Multiplexer II TAXI Fiber Optic Interface **
** Support Module (TAXI-ISM). **
** **
% Addresses of the four ID Control registers. %
CONSTANT IDCMDCTLADDR = H"1";
CONSTANT ID_CMDDATA_ADDR = H"3";
% Number of master clocks - 1 per ID serial clock. %
CONSTANT ID_CLK_DIVISOR = 16;
% Number of bits - 1 to shift in/out to each byte. %
CONSTANT ID_SHIFTCOUNT = 7;
DESIGN IS "13021-"
BEGIN
DEVICE "13021-" IS "EPM7128LC84-10"
BEGIN
bitcrO @ 74 : INPUT;
chlackn @ 67 : INPUT
ch2ackn @ 68 : INPUT
clk @ 83 : INPUT
ctladdrO @ 60 : INPUT
ctladdrl @ 61 : INPUT
ctladdr2 @ 62 : INPUT
ctladdr3 @ 63 : INPUT ;
ctladdr4 @ 64 : INPUT ;
ctladdr5 @ 65 : INPUT
ctloeinn @ 2 : INPUT ;
ctlrdn @ 69 : INPUT;
126
ctlwrhin
ctlwrlon
gbcfifoffn
iackn
idsdin
id_wp_inn
ovflowl
ovflow2
resetn
ackn
addrlen
ctloeoutn
ctlrdnsync
ctlwrhinsync
ctlwrlonsync
iacknout
idcsn
id_holdn
id_sclk
id_sdout
id_wp_outn
ilevO
ilevl
ilev2
intrn
ismcrO
ctldataO
ctldatal
ctldata2
ctldata3
ctldata4
ctldata5
ctldata6
ctldata7
@ 70
@ 71
@ 33
@ 56
@ 52
@ 51
@ 34
@ 35
@ 1
@ 55
@ 54
@ 4
@ 36
@ 37
@ 39
@ 57
@ 50
@ 49
@ 48
@ 41
@ 45
@ 75
@ 76
@ 77
@ 79
@ 73
@ 31
@ 30
@ 29
@ 28
@ 27
@ 25
@ 24
@ 23
END;
CONNECTED_PINS
BEGIN
ctloeoutn
ctloeinn
END;
: OUTPUT;
: INPUT ;
END;
SUBDESIGN '13021-'
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INPUT
INPUT
INPUT
INPUT
: INPUT
: INPUT
INPUT
: INPUT
INPUT
; OUTPUT;
OUTPUT;
: OUTPUT;
; OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
clk : INPUT;
resetn : INPUT;
% Control Reads/Writes
ctlrdn : INPUT;
ctlwrhin : INPUT;
ctlwrlon : INPUT;
ctlrdnsync : OUTPUT;
ctlwrlonsync : OUTPUT;
ctlwrhinsync : OUTPUT;
ackn : OUTPUT;
addrlen : OUTPUT;
% 32 MHz System Clock %
%/
% Control Read Strobe %
% Control Write High Strobe %
% Control Write Low Strobe %
% Synced Control Read Strobe %
% Synced Control Write Strobes %
% Control Read/Write Acknowledge %
% Address Latch Enable %
chlackn, ch2ackn : INPUT; %
ismcrO : OUTPUT; %
bitcrO : INPUT; %
ctladdr[5..0] : INPUT; %
ctldata[7..0] : BIDIR;
ctloeinn : INPUT; %
ctloeoutn : OUTPUT;
% Interrupts %
intrn : OUTPUT; %
ilev[2..0] : OUTPUT; %
iackn : INPUT; %
iacknout : OUTPUT; %
% GBC Data Interface %
gbcfifoffn : INPUT; %
ovflowl, ovflow2 : INPUT; %
% Signals for the ID serial
idwpoutn : OUTPUT;
id_sdin : INPUT;
id_csn : OUTPUT;
idsdout : OUTPUT;
id_sclk : OUTPUT;
id_holdn : OUTPUT;
idwpinn :
Channel Control Acknowledges %
ISM Control Register Bit 0 %
BIT Control Register Bit 0 %
Control Address and Data Buses %
Ctl Data Bus Low Output Enable %
Requests host interupts %
Contents of bits 4..2 of Ctl %
Interrupt Acknowledge %
Dummy pin to keep iackn from %
being removed by compiler %
GBC FIFO Full Flag %
Address overflow Signals %
EEPROM. %
INPUT;
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(
idclkcontroller : MACHINE OF BITS
(dummy2, dummyl, id_sclk) WITH STATES
(ididle = B"000",
id_write_low = B"010",
id_write_high = B"011",
idreadlow = B"100",
idreadhigh = B"101",
id_sdout_lag = B"110");
% Variables for the ID register FSM. %
id_clk_counter[4..0] : DFF;
id_shiftcounter[2..0] : DFFE;
id_temp[7..0] : DFFE;
id_write : DFF;
id_read : DFF;
% The following bits are used to pipeline the
id_clk_controller state machine more efficiently. %
id_clk_counter_tc : DFF;
id.shiftcounter_tc : DFF;
id_lagdone : DFF;
% Synchronize reset %
resetnsync[1..0] : DFF;
% Synchronize ID EEPROM Input Signals %
idwpinnsync : DFF;
BEGIN
DEFAULTS
ctloeoutn = VCC;
ackn.d = VCC;
addrlen.d = VCC;
ismcrO.ena = GND;
error[].ena = GND;
errorout [].ena = GND;
idcmddata[].ena = GND;
id_cmd_ctl[].ena = GND;
id_shiftcounter[] .ena = GND;
idtemp[].ena = GND;
id_write.d = GND;
idread.d = GND;
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END DEFAULTS;
% Synchronize reset %
resetnsync[ .clk = GLOBAL (clk);
resetnsync[]oclrn = VCC;
resetnsync[].prn = VCC;
resetnsync[ol.d = resetn;
resetnsync[O].d = resetnsync[ll.q;
% Interrupts %
% Keep iackn for forward compatibility %
% intrn = VCC since TAXI-ISM doesn't have interrupts %
intrn = VCC;
ilev[2..01 = GND;
iacknout = iackn;
% Synchronize Control Signals %
ctlrdnsyncl.clk = GLOBAL(clk);
ctlrdnsyncl.clrn = VCC;
ctlrdnsyncl.prn = resetnsync[O].q;
ctlrdnsync.clk = GLOBAL(clk);
ctlrdnsync.clrn = VCC;
ctlrdnsync.prn = resetnsync[Ol.q;
ctlrdnsyncl.d = ctlrdn;
ctlrdnsync.d = ctlrdnsyncl.q;
ctlwrlonsyncl.clk
ctlwrlonsyncl.clrn
ctlwrlonsyncl.prn
ctlwrlonsync.clk
ctlwrlonsync.clrn
ctlwrlonsync.prn
ctlwrlonsyncl.d =
ctlwrlonsync.d =
ctlwrhinsyncl.clk
ctlwrhinsyncl.clrn
ctlwrhinsyncl.prn
ctlwrhinsync.clk
ctlwrhinsync.clrn
ctlwrhinsync.prn
= GLOBAL(clk);
= VCC;
= resetnsync[O].q;
= GLOBAL(clk);
= VCC;
= resetnsync[O].q;
ctlwrlon;
ctlwrlonsyncl.q;
= GLOBAL(clk);
= VCC;
= resetnsync[O].q;
= GLOBAL(clk);
= VCC;
= resetnsync[O].q;
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ctlwrhinsyncl.d = ctlwrhin;
ctlwrhinsync.d = ctlwrhinsyncl.q;
% Control Acknowledge %
ackn.clk = GLOBAL(clk);
ackn.prn = resetnsync[O].q AND
(!ctlrdn OR !ctlwrlon OR !ctlwrhin);
ackn.clrn = VCC;
chlacknsync[].clk = GLOBAL(clk);
chlacknsync[].prn = resetnsync[O].q;
chlacknsync[].clrn = VCC;
chlacknsync[1].d = chlackn;
chlacknsync[O].d = chlacknsync[1].q;
ch2acknsync[].clk = GLOBAL(clk);
ch2acknsync[].prn = resetnsync[O].q;
ch2acknsync[].clrn = VCC;
ch2acknsync[1].d = ch2ackn;
ch2acknsync[0].d = ch2acknsync[1].q;
% Address Latch Enable %
addrlen.clk = GLOBAL(clk);
addrlen.prn = resetnsync[O].q;
addrlen.clrn = VCC;
addrlen.d = ackn AND ctlrdnsync.q AND ctlwrlonsync.q
AND ctlwrhinsync.q;
% Control enable if any reads/writes are
selid = (ctladdr[5..0] == B"101111");
% Control enable if any reads/writes are
selctl = (ctladdr[5..4] == 0);
% Control enable if any reads/writes are
selres = (ctladdr[5..4] == 2);
% Control enable if any reads/writes are
selchn = ctladdr[5] AND !ctladdr[3];
% Control Writes %
writefsm.clk = GLOBAL(clk);
ID Registers %
Control Registers %
Other EPLD Regs. %
Channel Regs. %
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writefsm.reset = !resetnsync[O].q;
CASE writefsm IS
WHEN writeidle =>
IF (!ctlwrlonsync.q AND selctl) THEN
writefsm = writedata;
ELSIF (!ctlwrlonsync.q AND selchn) THEN
writefsm = writechn;
ELSIF (!ctlwrhinsync.q OR !ctlwrlonsync.q) THEN
writefsm = writenotsel;
ELSE
writefsm = writeidle;
END IF;
WHEN writedata => % Data is written here %
CASE ctladdr[3..01 IS
WHEN ID_CMD_DATA_ADDR =>
id_cmd_data[].ena = VCC;
id_cmd_data[ = ctldata[7..01;
WHEN ID_CMD_CTL_ADDR =>
id_cmd_ctl[l..0].ena = VCC;
id_cmd_ctl[1..01 = ctldata[l..01]
WHEN 8 =>
ismcrO.ena = VCC;
ismcrO.d = ctldata[O];
END CASE;
IF (ctladdr[3..01 == ID_CMD_DATA_ADDR) THEN
writefsm = writeidwait;
ELSE
writefsm = writeack;
END IF;
WHEN writeidwait => % Wait for the X25040 to finish %
IF (id_lag_done.q) THEN
writefsm = writeack;
ELSE
writefsm = writeidwait;
END IF;
id_write.d = VCC;
WHEN writechn => % Wait for the channel registers %
IF (chlacknsync[O].q AND ch2acknsync[0].q) THEN
writefsm = writechn;
ELSE
ackn.d = GND;
writefsm = writeack;
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END IF;
WHEN writenotsel =>
writefsm = writeack;
WHEN writeack => % Acknowledge completion of Ctl. Wrt. %
IF (ctlwrlonsync.q AND ctlwrhinsync.q) THEN
writefsm = writeidle;
ELSE
ackn.d = GND;
writefsm = writeack;
END IF;
END CASE;
% Control Reads %
ctldata[7..0] = ctldatat [7. .0];
ctldata_t[7..0].oe = !ctloeinn;
readfsm.clk = GLOBAL(clk);
readfsm.reset = !resetnsync[O].q;
CASE readfsm IS
WHEN readidle =>
IF (!ctlrdnsync.q AND selctl AND
(ctladdr[3..0] == ID_CMD_DATAADDR)) THEN
readfsm = readid;
ELSIF (!ctlrdnsync.q AND selchn) THEN
readfsm = readchn;
ELSIF (!ctlrdnsync.q) THEN
readfsm = readack;
ELSE
readfsm = readidle;
END IF;
WHEN readid => % Wait for the X25040 to finish %
IF (idlag_done.q) THEN
readfsm = readack;
ELSE
readfsm = readid;
END IF;
id_read.d = VCC;
WHEN readchn => % Wait for the channel registers %
IF (chlacknsync[O].q AND ch2acknsync[O].q) THEN
readfsm = readchn;
ELSE
readfsm = readack;
END IF;
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WHEN readack => % Acknowledge completion of Ctl. Read %
IF (selctl) THEN
CASE ctladdr[3..01 IS
WHEN ID_CMD_DATA_ADDR =>
ctloeoutn = ctlrdn;
ctldata_t[7..0] = id_cmd_data[];
WHEN ID_CMD_CTL_ADDR =>
ctloeoutn = ctlrdn;
ctldata_t [7..01 =
(B"OOOOO",id_cmd_ctl [2..0]q);
WHEN 8 => % ISM Control Register %
ctloeoutn = ctlrdn;
ctldata_t[7..01 = (BO0000000 ,ismcr0);
WHEN 9 => %/o ISM Error Register %
ctloeoutn = ctlrdn;
ctldata_t[7. 01 = (B"0000",
error_out[3] .q,error_out[2] .q,B"00");
WHEN H"A" => % BIT Control Register %
ctloeoutn = VCC;
WHEN H"B" => % BIT Base Pattern Register %
ctloeoutn = VCC;
WHEN others => % Undefined Registers %
ctloeoutn = ctlrdn;
ctldata_t7. .0 = H"OO";
END CASE;
ELSIF (selid) THEN
ctloeoutn = ctlrdn;
ctldatat[7..01 = H"OO";
ELSIF (selres OR selchn) THEN
ctloeoutn = VCC;
ELSE
ctloeoutn = ctlrdn;
ctldata_t[7..01 = H"OO";
END IF;
% Wait until sync registers are clear %
IF (ctlrdnsync.q) THEN
readfsm = readidle;
ELSE
ackn.d = GND;
readfsm = readack;
END IF;
END CASE;
% ISM Control Register %
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ismcrO.clk = GLOBAL(clk);
ismcrO.clrn = resetnsyncO.q;
ismcrO.prn = VCC;
% Error Register %
% Error register only holds gbcfifo overflow error. %
% Other errors in fo channel sequencer EPLDs %
error[].clk = GLOBAL(clk);
error[].clrn = resetnsyncO.q;
error[].prn = VCC;
errorout[].clk = GLOBAL(clk);
errorout[].clrn = resetnsyncO.q;
errorout[].prn = VCC;
errorfsm.clk = GLOBAL(clk);
errorfsm.reset = !resetnsyncO.q;
CASE (errorfsm) IS
WHEN eridle =>
IF (ismcrO.q) THEN
errorfsm = ernoti;
ELSIF (!ctlrdnsync.q AND selctl AND
(ctladdr[3..0] == H"9")) THEN
errorfsm = eriwait;
errorout[].ena = VCC;
error_out[3].d = error[3].q;
errorout[2].d = error[2].q;
ELSIF (!ctlwrlonsync.q AND selctl AND
(ctladdr[3..0] == H"9")) THEN
errorfsm = eriwait;
error[].ena = VCC;
error[3].d = !ctldata[3] AND error[3].q;
error[2].d = !ctldata[2] AND error[2].q;
ELSIF (!ctlrdnsync.q OR !ctlwrlonsync.q) THEN
errorfsm = eriwait;
ELSE
errorfsm = eridle;
END IF;
WHEN eriwait =>
IF (ctlwrlonsync.q AND ctlrdnsync.q) THEN
errorfsm = eridle;
ELSE
errorfsm = eriwait;
END IF;
WHEN ernoti =>
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IF (!ismcrO.q) THEN
error[3].d = error[3].q OR !gbcfifoffn;
error[2].d = error[2].q OR !gbcfifoffn OR
ovflowl OR ovflow2;
errorfsm = eridle;
ELSIF (!ctlrdnsync.q AND selctl AND
(ctladdr[3..0] == H"9")) THEN
error[3].d = error[3].q OR !gbcfifoffn;
error[2].d = error[2].q OR !gbcfifoffn OR
ovflowl OR ovflow2;
errorout[].ena = VCC;
error_out[].d = error[l.q;
errorfsm = erniwait;
ELSIF (!ctlwrlonsync.q AND selctl AND
(ctladdr[3..0] == H"9")) THEN
error[3].d = (!ctldata[3] AND error[3].q) OR
!gbcfifoffn;
error[2].d = (!ctldata[2] AND error[2].q) OR
!gbcfifoffn OR ovflowl OR ovflow2;
errorfsm = erniwait;
ELSIF (!ctlrdnsync.q OR !ctlwrlonsync.q) THEN
error[3].d = error[3].q OR !gbcfifoffn;
error[2].d = error[2].q OR !gbcfifoffn OR
ovflowl OR ovflow2;
errorfsm = erniwait;
ELSE
error[3].d = error[3].q OR !gbcfifoffn;
error[2].d = error[2].q OR !gbcfifoffn OR
ovflowl OR ovflow2;
errorfsm = ernoti;
END IF;
error[].ena = VCC;
WHEN erniwait =>
IF (ctlwrlonsync.q AND ctlrdnsync.q) THEN
errorfsm = ernoti;
ELSE
errorfsm = erniwait;
END IF;
error[].ena = VCC;
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error[3].d = error[31.q OR !gbcfifoffn;
error[21.d = error[2].q OR !gbcfifoffn OR
ovflowl OR ovflow2;
END CASE;
% ************************************************* %
% The following section contains the implementation %
% of the Standard PWB Identification Device. %
% **********************************%************** /
% Define the clocks,
% for the ID Control
id_cmd_data[] .clk =
id_cmd_data[].clrn =
id_cmd_data[] .prn =
id_cmd_ctl[].clk =
id_cmd_ctl[].clrn =
id_cmd_ctl[].prn =
id_wp_inn_sync.clk
id_wp_innsync.clrn
id_wp_inn_sync.prn
id_wp_inn_sync.d =
resets, and presets %
registers.%
GLOBAL (clk);
resetnsync[O].q;
VCC;
GLOBAL (clk);
resetnsync[O].q;
VCC;
= GLOBAL(clk);
= resetnsync[O].q;
= VCC;
id_wp_inn;
% Serial EEPROM /CS Signal %
id_csn = !id_cmd_ctl[O].q;
% Serial EEPROM /HOLD Signal %
id_holdn = VCC;
% Serial EEPROM /WP Signal %
id_wp_outn = id_cmd_ctl[1].q;
id_cmd_ctl[21.d = id_wpinn_sync.q;
id_cmd_ctl[2].ena = VCC;
% Serial EEPROM SO Signal %
% Serial data out always = the MSB of the %
% temporary shift register. %
id_sdout = id_temp[7];
% Define clocks, resets, and presets for the fsm counters %
id_clk_counter[].clk = GLOBAL (clk);
id_clk_counter[].prn = VCC;
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!idclkcounter[] .clrn = !resetnsync[O].q;
idshiftcounter[].clk = GLOBAL (clk);
idshift_counter[] .prn = VCC;
!id_shift_counterE[].clrn = !resetnsync[O].q;
idtemp[].clk = GLOBAL (clk);
idtemp[].prn = VCC;
!id_temp[].clrn = !resetnsync[O].q;
% Set up a bit to mark teminal count of clock counter so
that we don't have to compare all four bits all the
time. %
id_clk_counter_tc.d = (idclkcounter[] == 1) #
((id_clk_controller == idsdout_lag) &
(id_clk_counter_tc));
idclkcountertc.clk = GLOBAL (clk);
id_clk_counter_tc.clrn = resetnsync[O].q;
id_clk_countertc.prn = VCC;
% Set up a bit to mark the terminal count of the
shift counter so that we don't have to compare all
three bits all of the time. %
IF (idshiftcounter[] == O) THEN
id_shiftcountertc = VCC;
END IF;
idshiftcounter_tc.clk = GLOBAL (clk);
idshiftcounter_tc.clrn = resetnsync [0].q;
id_shift_countertc.prn = VCC;
% Set up a bit to mark the end of the Tlag after a
serial interface with the X25040 %
idlag_done.clk = GLOBAL(clk);
id_lag_done.clrn = resetnsync[O].q;
idlagdone.prn = VCC;
% Set up a bit to tell the IDCLKCONTROLLER to
start writing/reading %
id_write.clk = GLOBAL(clk);
idwrite.clrn = resetnsync[O].q;
idwrite.prn = VCC;
idread.clk = GLOBAL(clk);
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id_read.clrn = resetnsync[0O.q;
id_read.prn = VCC;
% ID Controller FSM %
id_clk_controller.clk = GLOBAL (clk);
id_clk_controller.reset = !resetnsync[O].q;
CASE id_clk_controller IS
WHEN id_idle =>
IF (id_write.q) THEN
id_temp[]ena = VCC;
id_temp[] = id_cmd_data[];
id_clk_controller = id_write_low;
ELSIF (id_read.q) THEN
id_clk_controller = id_read_low;
ELSE
id_clkcontroller = id_idle;
END IF;
id_clk_counter[] = IDCLK_DIVISOR;
id_shift_counter[].ena = VCC;
id_shift_counter[] = id_shift_COUNT;
WHEN id_write_low =>
IF (!id_clk_counter_tc) THEN
id_clk_counter[] = id_clk_counter[] - 1;
ELSE
id_clk_counter[] = ID_CLK_DIVISOR;
id_clk_controller = id_write_high;
END IF;
WHEN id_write_high =>
IF (!id_clk_counter_tc) THEN
id_clk_counterE] = id_clk_counter[] - 1;
ELSE
IF (!id_shift_counter_tc) THEN
id_temp[].ena = VCC;
id_temp[] = (id_temp[6..01], id_temp[71);
id_shift_counter[].ena = VCC;
id_shift_counter[] = id_shift_counter[] - 1;
id_clk_counter[] = ID_CLK_DIVISOR;
id_clk_controller = id_write_low;
ELSE
id_clk_counter[] = ID_CLK_DIVISOR;
id_clk_controller = id_sdout_lag;
END IF;
END IF;
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WHEN idread_low =>
IF (!id_clk_counter_tc) THEN
id_clk_counter[] = id_clk_counter[] 
- 1;
ELSE
id_clk_counter[] = ID_CLK_DIVISOR;
id_temp[l.ena = VCC;
id_temp[] = (id_temp[6..01, id_sdin);
id_clk_controller = id_read_high;
END IF;
WHEN id_read_high =>
IF (!id_clk_counter_tc) THEN
id_cmd_data[.ena = VCC;
id_cmd_data[ = id_temp[];
id_clk_counter[3 = id_clk_counter[] 
- 1;
ELSE
IF (id_shift_counter_tc) THEN
id_clk_counter[] = ID_CLK_DIVISOR;
id_clk_controller = id_sdout_lag;
ELSE
id_shift_counter[].ena = VCC;
id_shift_counter[] = id_shift_counter[] 
- 1;
id_clk_counter[] = ID_CLK_DIVISOR;
id_clk_controller = id_read_low;
END IF;
END IF;
WHEN id_sdout_lag =>
IF (!id_clk_counter_tc) THEN
id_clk_counter[] = id_clk_counter[] 
- 1;
id_clk_controller = id_sdout_lag;
ELSIF (id_write.q OR id_read.q) THEN
id_lag_done.d = VCC;
id_clk_controller = id_sdout_lag;
ELSE
id_clk_counter[] = ID_CLK_DIVISOR;
id_clk_controller = id_idle;
END IF;
END CASE;
END;
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C.3 Data Module
C.3.1 Arbiter: 12848
TITLE "12848-";
** DWG 12848 REV -
** Project:
** Designer:
** Description:
**
TAXI Fiber Optic Interface Support Module
Stanley C. Wang
**i
**~
EPLD design file for Arbiter Function. **
Used on ASTB Data Multiplexer II TAXI Fiber **
Optic Interface Support Module (TAXI-ISM) **
**
DESIGN IS "12848-"
BEGIN
DEVICE "12848-" IS "EPM7160LC84-10"
BEGIN
bitcrO
clk
cpistart
fifolefn
fifo1hfn
fifo2efn
fifo2hfn
gbcfifoffn
ismcrO
resetn
cpisync
fifoloen
fifolrdn
fifo2oen
fifo2rdn
gbcfifowrtn
ovflowl
ovflow2
saO
sal
@ 54 : INPUT
@83 : INPUT;
@ 74 : INPUT;
@ 33 : INPUT;
@ 34 : INPUT
@ 40 : INPUT
@ 41 : INPUT;
@ 60 : INPUT
@ 55 : INPUT
@73 : INPUT
@ 31 : OUTPUT;
@ 35 : OUTPUT;
@ 36 : OUTPUT;
@ 44 : OUTPUT;
@ 45 : OUTPUT;
61 : OUTPUT;
@ 70 : OUTPUT;
@ 52 : OUTPUT;
@ 23 : OUTPUT;
@ 22 : OUTPUT;
142
sa2
sa3
sa4
sa5
sa6
sa7
sa8
sa9
salO
sail
sa12
sal3
sa14
sa15
sa16
sal7
sa18
sal9
sa20
sa21
scO
scl
sc2
sc3
END;
END;
SUBDESIGN '12848-'
(
resetn : INPUT;
clk : INPUT;
% Control Interface %
cpistart : INPUT;
cpisync : OUTPUT;
ismcrO : INPUT;
bitcrO : INPUT;
% FIFO Control %
fifolefn, fifo2efn : INPUT;
fifolhfn, fifo2hfn : INPUT;
fifolrdn, fifo2rdn : OUTPUT;
fifoloen, fifo2oen : OUTPUT;
% CPI Start Signal %
% Synchronized CPISTART signal %
% ISM Control Register Bit 0 %
% BIT Control Register Bit 0 %
% FIFO Empty Flags %
% FIFO Half Empty Flags %
% FIFO READ Signals %
% Output Enable for FIFO Regs. %
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@ 21
@ 20
@ 18
@ 17
@ 16
@ 15
@ 14
@ 12
@ 11
@ 10
@ 9
@ 8
@ 5
@ 4
@ 30
@ 29
@ 28
@ 27
@ 25
@ 24
@ 62
@ 63
@ 64
@ 65
: OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
% Data Interface %
sa[21..01 : OUTPUT;
sc[3..01] . OUTPUT;
gbcfifowrtn : OUTPUT;
gbcfifoffn : INPUT;
ovflowl, ovflow2 : OUTPUT;
% Sample Address Bus %
% Sample Control Bus %
% GBC Data Write Strobe %
% GBC FIFO Full Flag %
% Address overflow Signals %
)
VARIABLE
% Data Interface %
sa[21..01 : DFF;
sc_q[0] : DFF;
carl[21..01 : DFF;
car2[22..01 : DFF;
fifo2oen : DFF;
fifoloen : DFF;
% Synchronize Inputs %
resetnsyncO : DFF;
resetnsyncl : DFF;
cpistartsync[2..01 : DFF;
gbcfifoffnsync[1..O] : DFF;
bitstartsync[1..0] : DFF;
fifolefnsync[1..O] : DFF;
fifolhfnsync[1..01 : DFF;
% Start BIT Marker %
% Channel 1 FIFO Status Flags %
% Channel 2 Synced in 13022 %
% Arbiter %
rdyl, rdy2 : SOFT;
fsm : MACHINE OF BITS
(addrinc, fifo2rdn, fifo2oenfsm, fifolrdn,
fifoloenfsm, gbcfifowrtn, sack2, sackl)
WITH STATES (idle = B"01111111",
newcpil = B"01111110",
newcpi2 = B"01111011",
overflow = B"00101111",
overl = B"01101111",
over2 = B"00111111",
selllov2 = B"00100111",
sellhov2 = B"11110011",
sel2lovl = B"00001111",
sel2hovl = B"11011011",
selll = B"01100101",
sellh = B"11110001",
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sel21 = B"00011110",
sel2h = B"11011010",
gbcfull = B"00101100",
gbcfulll = B"01111100");
gbcfullclk[3..01] DFF;
cpisave SRFF;
% Error Indicators %
ovflowl, ovflow2 : SOFT;
BEGIN
DEFAULTS
% Data Interface %
sa[21..O0]clrn = VCC;
sa[21..0].prn = VCC;
sc[3..0] = GND;
sc_q[O].d = GND;
sc_q[O].clrn = VCC;
sc_q[0].prn = VCC;
carl[21.0]..clrn = VCC;
carl[21..0].prn = VCC;
car2[22..01.clrn = VCC;
car2[22..01.prn = VCC;
fifo2oen.clrn = VCC;
fifo2oen.prn = VCC;
fifoloen.clrn = VCC;
fifoloen.prn = VCC;
gbcfullclk[3..0].clrn = VCC;
gbcfullclk[3..0].prn = VCC;
cpisave.clrn = VCC;
cpisave.prn = VCC;
cpisave.s = GND;
cpisave.r = GND;
% Synchronize Inputs %
resetnsyncO.clrn = VCC;
resetnsyncO.prn = VCC;
resetnsyncl.clrn = VCC;
resetnsyncl.prn = VCC;
cpistartsync[2..0O.clrn = VCC;
cpistartsync[2..0O.prn = VCC;
gbcfifoffnsync[1.clrn = VCC;
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gbcfifoffnsync[].prn = VCC;
bitstartsync[l..O].clrn = VCC;
bitstartsync[1..O].prn = VCC;
fifolefnsync[l..O].clrn = VCC;
fifolefnsync[l..Ol]prn = VCC;
fifolhfnsync[1..O0.clrn = VCC;
fifolhfnsync[l..Ol.prn = VCC;
END DEFAULTS;
% Synchronize Reset %
resetnsyncO.clk = GLOBAL(clk);
resetnsyncl.clk = GLOBAL(clk);
resetnsyncl.d = resetn;
resetnsyncO.d = resetnsyncl.q;
% GBCFIFOFFN synchronization %
gbcfifoffnsync[ .clk = GLOBAL(clk);
gbcfifoffnsync1 .prn = resetnsyncO.q;
gbcfifoffnsync[1].d = gbcfifoffn;
gbcfifoffnsync[O].d = gbcfifoffnsync[ll.q;
% CPISTART Signal %
cpistartsync[2].clk = !cpistart;
cpistartsyncEl..01.clk = GLOBAL(clk);
cpistartsyncEl..O].clrn = resetnsyncO.q;
cpistartsync[21.d = VCC;
cpistartsync[]0.d = cpistartsync[ll.q;
cpistartsync[1l.d = cpistartsync[2].q;
cpistartsync[2].clrn = !cpistartsync[O].q;
cpisync = cpistartsync[O].q;
% BIT Start Marker %
bitstartsync[].clk = GLOBAL(clk);
bitstartsync[l].d = bitcrO;
bitstartsync[O].d = bitcrO AND !bitstartsync[ll.q;
% Channel 1 Status Flags %
fifolefnsync[].clk = GLOBAL(clk);
fifolefnsync[].clrn = fifolefn AND resetnsyncO.q;
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fifolefnsync[l].d = fifolefn;
fifolefnsync[O].d = fifolefnsync[l].q;
fifolhfnsync[].clk = GLOBAL(clk);
fifolhfnsync[ .clrn = resetnsyncO.q;
fifolhfnsync[l].d = fifolhfn;
fifolhfnsync[O.d = fifolhfnsync[l].q;
% Address Generators %
sa[21oO].clk = GLOBAL(clk);
sa[21..O].clrn = resetnsyncO.q;
car1[21..0].clk = GLOBAL(clk);
carl[21..O0]clrn = resetnsyncO.q;
car2[22..0].clk = GLOBAL(clk);
car2[20..01.clrn = resetnsyncO.q;
car2[211.clrn = !(resetnsyncO.q AND bitstartsync[O .q);
car2[211.prn = resetnsyncO.q;
car2[221.clrn = resetnsyncO.q;
ovflowl = (carl[21] == B"1") & ismcrO;
ovflow2 = (car2[221 == B"") & ismcrO;
IF (cpistartsync[O].q AND (fsm != selll)) THEN
carl[21..01 = 0;
ELSIF (addrinc & sackl) THEN
carl[21. .01 = carl[21. .0 + 1;
ELSE
carl[21..01 = carl [21..0];
END IF;
IF (cpistartsync[O].q AND (fsm != sel21) AND bitcrO) THEN
car2[22. .0 = H"000000";
ELSIF (cpistartsync[O].q AND (fsm != sel21)) THEN
car2[22..0] = H"200000";
ELSIF (addrinc & sack2) THEN
car2[22..0] = car2[22..0] + 1;
ELSE
car2[22..0] = car2[22..0];
END IF;
% Sample Control Bus %
sc[3..11 = GND;
scO]1 = sc_q[O].q;
sc_q[0].clk = GLOBAL(clk);
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% Round-robin arbiter %
rdyl = ((sack2 & fifolhfnsync[O] .q & fifo2hfn) #
(sack2 & !fifolhfnsync[O].q) #
(!fifolhfnsync[O].q & fifo2hfn) # !fifo2efn)
& fifolefnsync[O].q & !ovflowl & gbcfifoffn
& !bitcrO & ismcrO;
rdy2 = ((sackl & fifo2hfn & fifolhfnsync[O].q) #
(sackl & !fifo2hfn) #
(!fifo2hfn & fifolhfnsync[O].q) # !fifolefnsync[O].q
# bitcrO) & fifo2efn & !ovflow2 & gbcfifoffn & ismcrO;
% Define FSM states %
fsm.clk = GLOBAL(clk);
fsm.reset = !resetnsync[O].q;
CASE (fsm) IS
WHEN idle =>
cpisave.r = VCC;
IF (cpisave.q OR cpistartsync[O].q) THEN
fsm = newcpil;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSIF (rdyl AND ovflow2) THEN
fsm = selllov2;
ELSIF (rdy2 AND ovflowl) THEN
fsm = sel2lovl;
ELSIF (rdyl) THEN
fsm = sel1l;
ELSIF (rdy2) THEN
fsm = sel21;
ELSIF (ovflowl AND ovflow2) THEN
fsm = overflow;
ELSIF (ovflowl) THEN
fsm = overl;
ELSIF (ovflow2 AND !bitcrO) THEN
fsm = over2;
ELSE
fsm = idle;
END IF;
WHEN newcpil =>
scq[O].d = B"1";
cpisave.r = VCC;
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fsm = newcpi2;
WHEN newcpi2 =>
sc_q[O].d = B";
cpisave.r = VCC;
IF (cpistartsync[O].q) THEN
fsm = newcpi2;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSIF (rdyl AND ovflow2) THEN
fsm = selllov2;
ELSIF (rdy2 AND ovflowl) THEN
fsm = sel2lovl;
ELSIF (rdyl) THEN
fsm = selll;
ELSIF (rdy2) THEN
fsm = sel21;
ELSIF (ovflowl AND ovflow2) THEN
fsm = overflow;
ELSIF (ovflowl) THEN
fsm = overl;
ELSIF (ovflow2 AND !bitcrO) THEN
fsm = over2;
ELSE
fsm = idle;
END IF;
WHEN overflow =>
fsm = idle;
WHEN over =>
fsm = idle;
WHEN over2 =>
fsm = idle;
WHEN selllov2 =>
sa[21..O0 = carl[21..01];
IF (ovflowl) THEN
fsm = idle;
ELSE
fsm = sellhov2;
END IF;
WHEN sellhov2 =>
sa[21..01 = carl[21..01;
IF (cpistartsync[O].q) THEN
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fsm = newcpil;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSIF (rdyl) THEN
fsm = selllov2;
ELSIF (ovflowl) THEN
fsm = overflow;
ELSE
fsm = over2;
END IF;
WHEN sel2lovl =>
sa[21..0 = car2[21..0];
IF (ovflow2) THEN
fsm = idle;
ELSE
fsm = sel2hovl;
END IF;
WHEN sel2hovl =>
sa[21. .0 = car2[21..01];
IF (cpistartsync[O].q) THEN
fsm = newcpil;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSIF (rdy2) THEN
fsm = sel2lovl;
ELSIF (ovflow2) THEN
fsm = overflow;
ELSE
fsm = overl;
END IF;
WHEN selll =>
sa[21..01 = carl[21..01];
IF (ovflowl) THEN
fsm = idle;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSE
fsm = sellh;
END IF;
WHEN sellh =>
sa[21..01 = carl[21..0];
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IF (cpistartsync[OL.q) THEN
fsm = newcpil;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSIF (rdyl AND ovflow2) THEN
fsm = selllov2;
ELSIF (rdy2 AND ovflowl) THEN
fsm = sel2lovl;
ELSIF (rdyl) THEN
fsm = selil;
ELSIF (rdy2) THEN
fsm = sel21;
ELSIF (ovflowl AND ovflow2) THEN
fsm = overflow;
ELSIF (ovflowl) THEN
fsm = overl;
ELSIF (ovflow2) THEN
fsm = over2;
ELSE
fsm = idle;
END IF;
WHEN sel21 =>
sa[21..0] = car2[21..01;
IF (ovflow2) THEN
fsm = idle;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSE
fsm = sel2h;
END IF;
WHEN sel2h =>
sa[21..01 = car2[21..0];
IF (cpistartsync[O].q) THEN
fsm = newcpil;
ELSIF (!gbcfifoffnsync[O].q) THEN
fsm = gbcfull;
ELSIF (rdyl AND ovflow2) THEN
fsm = selllov2;
ELSIF (rdy2 AND ovflowl) THEN
fsm = sel2lovl;
ELSIF (rdyl) THEN
fsm = selll;
ELSIF (rdy2) THEN
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fsm = sel21;
ELSIF (ovflowl AND ovflow2) THEN
fsm = overflow;
ELSIF (ovflowl) THEN
fsm = overl;
ELSIF (ovflow2 AND !bitcrO) THEN
fsm = over2;
ELSE
fsm = idle:
END IF;
WHEN gbcfull =>
IF (cpistartsync[O].q) THEN
cpisave.s = VCC;
END IF;
IF (gbcfifoffnsync[O].q) THEN
gbcfullclk[] = gbcfullclk[];
ELSE
gbcfullclk[] = GND;
END IF;
fsm = gbcfulll;
WHEN gbcfulll =>
IF (cpistartsync[O].q) THEN
cpisave.s = VCC;
END IF;
IF (!gbcfifoffnsync[O.q) THEN
gbcfullclk[] = GND;
fsm = gbcfull;
ELSIF (gbcfullclk[] < 8) THEN
gbcfullclk[] = gbcfullclk[] + 1;
fsm = gbcfull;
ELSE
fsm = idle;
END IF;
WHEN others =>
fsm = idle;
END CASE;
gbcfullclk[3..0].clk = GLOBAL(clk);
cpisave.clk = GLOBAL(clk);
fifo2oen.clk = GLOBAL(clk);
fifoloen.clk = GLOBAL(clk);
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fifo2oen.prn = resetnsyncO.q;
fifoloen.prn = resetnsync0.q;
IF (ovflowl) THEN
fifoloen.d = VCC;
ELSE
fifoloen.d = fifoloenfsm;
END IF;
IF (ovflow2) THEN
fifo2oen.d = VCC;
ELSE
fifo2oen.d = fifo2oenfsm;
END IF;
END;
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C.3.2 Ending Address Register Controller: 13035
TITLE "13035-";
** DWG 13035 REV -
** Project:
** Designer:
**
** Description:
**
TAXI Fiber Optic Interface Support Module
Stanley C. Wang
EPLD design file for Ending Address Register
Control. Used on ASTB Data Multiplexer II
TAXI Fiber Optic Interface Support Module
(TAXI-ISM)
DESIGN IS "13035-"
BEGIN
DEVICE "13035-" IS "EPM7128LC84-10"
BEGIN
clk
cpistartsync
ctladdrO
ctladdrl
ctladdr2
ctladdr3
ctladdr4
ctladdr5
ctlhioeinn
ctllooeinn
ctlrdnsync
gbcfifowrtn
resetn
saO
sal
sa2
sa3
sa4
sa5
sa6
sa7
83 : INPUT
@ 65 : INPUT
@ 67 : INPUT
@ 68 : INPUT
@ 69 : INPUT
@ 70 : INPUT
@ 71 : INPUT
@ 73 : INPUT
@ 84 : INPUT
@ 2 : INPUT
@ 74 : INPUT
@ 64 : INPUT
@ 75 : INPUT
@ 33 : INPUT
@ 34 : INPUT
@ 35 : INPUT
0 36 : INPUT
@ 37 : INPUT
@ 39 : INPUT
@ 40 : INPUT
@ 41 : INPUT
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**c~
**~
**~
sa8
sa9
salO
sall
sal2
sa13
sa14
sa15
sal6
sa17
sa18
sal9
sa20
sa2l
ctlhioeoutn
ctllooeoutn
ctldataO
ctldatal
ctldata2
ctldata3
ctldata4
ctldata5
ctldata6
ctldata7
ctldata8
ctldata9
ctldatalO
ctldatall
ctldatal2
ctldatal3
ctldata14
ctldatal5
END;
CONNECTED_PINS
BEGIN
ctllooeoutn
ctllooeinn
END;
CONNECTED PINS
BEGIN
ctlhioeoutn
ctlhioeinn
END;
: OUTPUT;
: INPUT ;
: OUTPUT;
: INPUT ;
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@ 44
@ 45
@ 46
@ 48
@ 49
@ 50
@ 51
@ 52
@ 54
@ 55
@ 56
@ 57
@ 58
@ 60
@ 81
@ 4
@ 31
@ 30
@ 29
@ 28
@ 22
@ 21
@ 20
@ 18
@ 17
@ 12
@ 11
@ 10
@ 9
@ 8
@ 6
@ 5
: INPUT
: INPUT
: INPUT
: INPUT
: INPUT
: INPUT
: INPUT
INPUT
INPUT
INPUT
INPUT
: INPUT
INPUT
INPUT
OUTPUT;
: OUTPUT;
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR ;
BIDIR
BIDIR
BIDIR
BIDIR
: BIDIR
END;
SUBDESIGN '13035-'
(
resetn : INPUT;
clk : INPUT;
% Control Interface %
ctladdr[5..0] : INPUT;
ctldata[15..0] : BIDIR;
ctlrdnsync : INPUT;
ctllooeinn : INPUT;
ctllooeoutn : OUTPUT;
ctlhioeinn : INPUT;
ctlhioeoutn : OUTPUT;
% Data Interface %
sa[21..0] : INPUT;
gbcfifowrtn : INPUT;
cpistartsync : INPUT;
)
% Control Address Bus %
% Control Data Bus %
% Synced Control Read Strobe %
% Ctl. Data Bus Low Output Enable %
% Ctl. Data Bus Hi Output Enable %
% Sample Address Bus %
% GBC Data Write Strobe %
% Synced CPISTART signal from 12848 %
VARIABLE
% Control Interface %
ctldatat[15..0] : TRI;
selctl : SOFT;
selbit : SOFT;
readfsm : MACHINE WITH STATES (readidle, readdata, readwait);
% Data Interface %
earl[21..0] : DFFE;
ear2[22..0] : DFFE;
% Ending Address Registers %
templ[21..0] : DFF;
temp2[22..0] : DFF;
loader[1..0] : DFF; % Used to load regs. after CPISTART %
% Synchronize Inputs %
resetnsyncO : DFF;
resetnsyncl : DFF;
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BEGIN
DEFAULTS
% Control Interface %
ctllooeoutn = VCC;
ctlhioeoutn = VCC;
% Data Interface %
earl[l.clrn = VCC;
earl[].prn = VCC;
earl[].ena = GND;
ear2[].clrn = VCC;
ear2[].prn = VCC;
ear2[].ena = GND;
templ[].clrn = VCC;
templ[].prn = VCC;
temp2[].clrn = VCC;
temp2[].prn = VCC;
loader[].prn = VCC;
loader[].clrn = VCC;
% Synchronize Inputs %
resetnsyncO.clrn = VCC;
resetnsyncO.prn = VCC;
resetnsyncl.clrn = VCC;
resetnsyncl.prn = VCC;
END DEFAULTS;
% Synchronize Reset %
resetnsyncO.clk = GLOBAL(clk);
resetnsyncl.clk = GLOBAL(clk);
resetnsyncl.d = resetn;
resetnsyncO.d = resetnsyncl.q;
% Control enable if any control reads/writes %
% are 12848 Registers %
selctl = (ctladdr[5..3] == B"101");
% Enable if any control reads/writes are BIT Registers %
selbit = (ctladdr[5..1] == B"00101");
% Control Reads %
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ctldata[15. .01 = ctldata_t[15. 01;
ctldata_t[7..0.oe = !ctllooeinn;
ctldata_t[15..8].oe = !ctlhioeinn;
readfsm.clk = GLOBAL(clk);
readfsm.reset = !resetnsync[O].q;
CASE readfsm IS
WHEN readidle =>
IF (!ctlrdnsync AND selctl) THEN
CASE ctladdr[2..0] IS
WHEN 0 => % EAR1L Register %
ctllooeoutn = GND;
ctlhioeoutn = GND;
ctldata t[15. .01 = earl[15..01;
WHEN 1 => % EAR1H Register %
ctllooeoutn = GND;
ctlhioeoutn = GND;
ctldatat[15..0 =
(H"00", B"00", earl[21..161);
WHEN 2 => % EAR2L Register %
ctllooeoutn = GND;
ctlhioeoutn = GND;
ctldata_t[15..O] = ear2[15..0];
WHEN 3 => % EAR2H Register %
ctllooeoutn = GND;
ctlhioeoutn = GND;
ctldata_t [15..01 =
(H"00", B"O", ear2[22..161);
WHEN 4 => % EPLD ID Register %
ctllooeoutn = GND;
ctlhioeoutn = GND;
ctldata_t[15..0] = H"0000";
WHEN 5 => % Undefined Register %
ctllooeoutn = GND;
ctlhioeoutn = GND;
ctldata_t[15..01 = H"0000";
WHEN 6 => % 13022 ID Register %
ctllooeoutn = VCC;
ctlhioeoutn = VCC;
WHEN 7 => % 13021 ID Register %
ctllooeoutn = VCC;
ctlhioeoutn = GND;
ctldata_t[15..81 = H"OO";
END CASE;
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readfsm = readdata;
ELSIF (!ctlrdnsync) THEN
readfsm = readwait;
ELSE
readfsm = readidle;
END IF;
WHEN readdata => % Acknowledge completion of Read %
CASE ctladdr[2. .0] IS
WHEN 0 => % EAR1L Register %
ctllooeoutn = ctlrdnsync;
ctlhioeoutn = ctlrdnsync;
ctldata_t[15..0] = earl[15..0];
WHEN 1 => % EAR1H Register %
ctllooeoutn = ctlrdnsync;
ctlhioeoutn = ctlrdnsync;
ctldata_t[15..0] =
(H"00", B"00", earl[21..16]);
WHEN 2 => % EAR2L Register %
ctllooeoutn = ctlrdnsync;
ctlhioeoutn = ctlrdnsync;
ctldatat[15..O] = ear2[15..0];
WHEN 3 => % EAR2H Register %
ctllooeoutn = ctlrdnsync;
ctlhioeoutn = ctlrdnsync;
ctldatat[15..0] =
(H"00", B"O", ear2[22..16]);
WHEN 4 => % EPLD ID Register %
ctllooeoutn = ctlrdnsync;
ctlhioeoutn = ctlrdnsync;
ctldatat[15..0] = H"0000";
WHEN 5 => % Undefined Register %
ctllooeoutn = ctlrdnsync;
ctlhioeoutn = ctlrdnsync;
ctldatat[15..0] = H"0000";
WHEN 6 => % 13022 ID Register %
ctllooeoutn = VCC;
ctlhioeoutn = VCC;
WHEN 7 => % 13021 ID Register %
ctllooeoutn = VCC;
ctlhioeoutn = ctlrdnsync;
ctldatat[15..8] = H"00";
END CASE;
% Wait until sync registers are clear %
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IF (ctlrdnsync) THEN
readfsm = readidle;
ELSE
readfsm = readdata;
END IF;
WHEN readwait =>
IF (selbit) THEN
ctlhioeoutn = VCC;
ELSE
ctlhioeoutn = ctlrdnsync;
ctldata_t[15. .81 = H"00";
END IF;
IF (ctlrdnsync) THEN
readfsm = readidle;
ELSE
readfsm = readwait;
END IF;
END CASE;
% Address Generators %
% EAR1 set to OxOOOO0 after CPISTART %
% EAR2 set to Ox20000 after CPISTART %
earl[].clk = GLOBAL(clk);
earl[21..0O.clrn = resetnsyncO.q;
ear2[]. clk = GLOBAL(clk);
ear2C20..01.clrn = resetnsyncO.q;
ear2[21].prn = resetnsyncO.q;
ear2[22].clrn = resetnsyncO.q;
% TEMP1 set tO OxOOOO0 - 1 after CPISTART %
% TEMP2 set to Ox20000 - 1 after CPISTART %
templ[].clk = gbcfifowrtn;
tempi[].prn = resetnsyncO.q;
temp2[].clk = gbcfifowrtn;
temp2[20..01.prn = resetnsyncO.q;
temp2[22..211.clrn = resetnsyncO.q;
loader[].clk = GLOBAL(clk);
IF (cpistartsync) THEN
loader[l].d = VCC;
ELSIF (gbcfifowrtn) THEN
loader[ll.d = loader[l].q;
ELSE
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loader[l1.d = GND;
END IF;
loader[O].d = loader[ll].q;
IF (loader[O]
temp2[22.
templ [21.
ELSIF (sa[211
temp2[21.
temp2[221
.q) THEN
.01 = H"lFFFFF";
.01 = H"3FFFFF";
) THEN
.0.d = sa1];
.d = GND;
templ[].d = templ[].q;
ELSE
templC].d =
temp2[].d =
END IF;
sa [ ;
temp2[] .q;
% EARs store NEXT address to write to %
IF (cpistartsync) THEN
earl[1.ena = VCC;
earl[].d = templ[].q + 1 ;
ear2[].ena = VCC;
ear2[].d = temp2[].q + 1;
END IF;
END;
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C.3.3 Built-in Test Controller: 13022
TITLE "13022-";
** DWG 13022 REV -
** Project: TAXI Fiber Optic Interface Support Module
** Designer: Stanley C. Wang
**
** Description:
**
EPLD design file for the BIT Function. Used **
on ASTB Data Multiplexer II TAXI Fiber Optic **
Interface Support Module (TAXI-ISM) **
**
% Addresses of the BIT registers %
CONSTANT BITCR_ADDR = B"O";
CONSTANT BITBPRADDR = B"1";
DESIGN IS "13022-"
BEGIN
DEVICE "13022-" IS "EPM7160LC84-10"
BEGIN
clk @ 83 : INPUT
ctladdrO @ 60 : INPUT
ctladdrl @ 61 : INPUT
ctladdr2 @ 62 : INPUT
ctladdr3 @ 63 : INPUT
ctladdr4 0 64 : INPUT
ctladdr5 @ 65 : INPUT
ctloeinn @ 84 : INPUT
ctlrdnsync @ 11 : INPUT
ctlwrhinsync @ 10 : INPUT
ctlwrlonsync @ 12 : INPUT
fifo2efn7in @ 77 : INPUT
fifo2hfn7in @ 76 : INPUT
fifo2oen8in @ 70 : INPUT
fifo2rdn8in @ 69 : INPUT
ismcrO @ 73 : INPUT
resetn @ 1 :INPUT
sdoeinn @ 2 : INPUT
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**
**
**
**
**
bitcrO
ctloeoutn
fifo2efn8out
fifo2hfn8out
fifo2oen7out
fifo2rdn70out
sdoeoutn
sdO
sdl
sd2
sd3
sd4
sd5
sd6
sd7
sd8
sd9
sdlO
sdl1
sd12
sd13
sd14
sd15
ctldataO
ctldatal
ctldata2
ctldata3
ctldata4
ctldata5
ctldata6
ctldata7
ctldata8
ctldata9
ctldatalO
ctldatall
ctldatal2
ctldatal3
ctldatal4
ctldatal5
END;
CONNECTED_PINS
BEGIN
ctloeoutn
ctloeinn
@ 71
@ 81
@ 68
@ 67
@ 75
@ 74
@ 4
@ 33
@ 34
@ 35
@ 36
@ 37
@ 40
@ 41
@ 44
@ 45
@ 48
@ 49
@ 50
@ 51
@ 52
@ 54
@ 55
@ 31
@ 30
@ 29
@ 28
@ 27
@ 25
@ 24
@ 23
@ 22
@ 21
@ 20
@ 18
@ 17
@ 16
@ 15
@ 14
: OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
: OUTPUT;
OUTPUT;
: OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
: OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
OUTPUT;
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
: BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
BIDIR
: OUTPUT;
INPUT ;
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END;
CONNECTED_PINS
BEGIN
sdoeoutn
sdoeinn
END;
END;
SUBDESIGN '13022-'
(
clk : INPUT; % System Clo
resetn : INPUT; % Card Reset
% Control Reads/Writes %
ctlrdnsync : INPUT; % Control Re
ctlwrhinsync : INPUT; % Control Wr
ctlwrlonsync : INPUT; % Control Wr
ctladdr[5..01 : INPUT; % Control Ad
ctldata[15..01 : BIDIR; % Control Da
ismcrO : INPUT; % ISM Contro
bitcrO : OUTPUT; % BIT Contro
ctloeinn : INPUT; % Control Da
ctloeoutn : OUTPUT;
% GBC Data Interface %
sd[15..01 : OUTPUT; % GBC Data B
sdoeinn : INPUT; % GBC Data B
sdoeoutn : OUTPUT;
% Input signals from 12847 %
fifo2efn7in, fifo2hfn7in : INPUT;
% Output signals to 12848 side %
fifo2efn8out, fifo2hfn8out : OUTPUT;
% Input signals from 12848 side %
fifo2rdn8in, fifo2oen8in : INPUT;
% Output signals to 12847 side %)
fifo2rdn7out, fifo2oen7out : OUTPUT;
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ck IS 32 MHz %
ad Strobe %
ite High Strobe %
ite Low Strobe %
dress Bus %
ta Bus %
1 Register Bit 0 %
1 Register Bit 0 %
Lta Bus Output Enable %
us %
us Output Enable %
: OUTPUT;
: INPUT 
VARIABLE
% Control data lines. %
ctldata_t[15. .01 : TRI;
selbit :SOFT;
selid :SOFT;
% Control Write FSM %
writefsm : MACHINE WITH STATES
(writeidle, writehilo, writelow, writehigh, writewait);
% Control Read FSM %'
readfsm : MACHINE WITH STATES
(readidle, readdata, readwait);
% BIT Registers %
bitcr[11..01 : DFF; 'A BIT Control Register %
bitbpr[15..01 : DFF; % BIT Base Pattern Register %
% FSM for Burst Duty-Cycle Control %
dutyfsm: machine with states
(one, two, three, four, five, six, seven, eight);
enable : SRFF;
% Counter for Duty-Cycle Control %
count[7..0] : DFF;
count_done : SOFT;
% Synchronize reset %
resetnsync[1..01 : DFF;
% Channel 2 FIFO Status Flags %
fifo2efnsync[1] : DFF;
fifo2hfnsync[1] : DFF;
% GBC Data Bus %
sd[15..01 : TRI;
sd_q[15..0 : DFFE;
datafsm : MACHINE WITH STATES
(bitstop, bitgo, bithigh, bitlow);
fifo2efn8out, fifo2hfn8out : DFF;
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% Alternating Pattern Register %
alt : DFF;
% 16 Bit PRN Register %
prn[15..0] : DFFE;
prnena : SOFT;
prnload : DFF;
t[9..1] : SOFT;
d[8..21 : SOFT;
% 16 Bit PRN Word %
% Temporary Variables to reduce %
% logic complexity and logic cells %
BEGIN
DEFAULTS
% Control Output Enable %
ctloeoutn = VCC;
% Registers %
bitcr[].prn = VCC;
bitbpr[].prn = VCC;
% Duty-cycle FSM Signals %
count[7..01.clrn = VCC;
count[7..O].prn = VCC;
enable.clrn = VCC;
enable.prn = VCC;
enable.s = GND;
enable.r = GND;
% Synchronize Reset %
resetnsync[].clrn = VCC;
resetnsync[].prn = VCC;
% Channel 2 Synchronization %
fifo2efnsync[].clrn = VCC;
fifo2efnsync[].prn = VCC;
fifo2hfnsync[].clrn = VCC;
fifo2hfnsync[].prn = VCC;
fifo2efn8out.clrn
fifo2efn8out.prn
fifo2hfn8out.clrn
fifo2hfn8out.prn
= VCC;
= VCC;
= VCC;
= VCC;
% GBC Data BUS %
sd_q[].clrn = VCC;
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sdq[].prn = VCC;
prn[l.prn = VCC;
prn[].clrn = VCC;
alt.prn = VCC;
alt.clrn = VCC;
prnena = GND;
prnload.d = GND;
prnload.clrn = VCC;
prnload.prn = VCC;
sdoeoutn = VCC;
END DEFAULTS;
% Synchronize reset %
resetnsync[].clk = GLOBAL (clk);
resetnsync[l].d = resetn;
resetnsync[O].d = resetnsync[1].q;
% Define the clocks, resets, and presets of the
BIT registers %
bitcr[].clk = GLOBAL (clk);
bitcr[].clrn = resetnsync[O].q;
bitbpr[].clk = GLOBAL (clk);
bitbpr[].clrn = resetnsync[0].q;
% Enable if any control reads/writes are BIT Registers %
selbit = (ctladdr[5..1] == B"0O101");
% Enable if any reads/writes are EPLD ID Registers %
selid = (ctladdr[5..0] == B"101110");
% Control Reads of Registers %
ctldata[15..0] = ctldatat [15..0];
ctldatat[15..0].oe = !ctloeinn;
readfsm.clk = GLOBAL(clk);
readfsm.reset = !resetnsync[O].q;
CASE readfsm IS
WHEN readidle =>
IF (!ctlrdnsync AND selbit) THEN
CASE ctladdr[0 IS
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WHEN BITCR_ADDR =>
ctldata_t[15..01 = (H"O",bitcr[11..0]);
WHEN BITBPR_ADDR =>
ctldata_t[15..0] = bitbpr[15..0];
END CASE;
ctloeoutn = GND;
readfsm = readdata;
ELSIF (!ctlrdnsync AND selid) THEN
ctldata_t[15. .01 = H"OO";
ctloeoutn = GND;
readfsm = readdata;
ELSIF (!ctlrdnsync) THEN
readfsm = readwait;
ELSE
readfsm = readidle;
END IF;
WHEN readdata =>
IF (ctlrdnsync) THEN
readfsm = readidle;
ELSE
readfsm = readdata;
END IF;
IF (selbit) THEN
CASE ctladdr[0] IS
WHEN BITCR_ADDR =>
ctldata_t[15..01 = (H"O",bitcr[11..0 );
WHEN BITBPR_ADDR =>
ctldatat[15..0] = bitbpr[15..0];
END CASE;
ELSIF (selid) THEN
ctldatat[15 .. 01 = H"OO";
END IF;
ctloeoutn = ctlrdnsync;
WHEN readwait =>
IF (ctlrdnsync) THEN
readfsm = readidle;
ELSE
readfsm = readwait;
END IF;
END CASE;
% Control Writes of Registers %
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writefsm.clk = GLOBAL(clk);
writefsm.reset = !resetnsync[0] .q;
CASE writefsm IS
WHEN writeidle =>
IF (!ctlwrlonsync AND !ctlwrhinsync AND selbit) THEN
writefsm = writehilo;
ELSIF (!ctlwrlonsync AND selbit) THEN
writefsm = writelow;
ELSIF (!ctlwrhinsync AND selbit) THEN
writefsm = writehigh;
ELSIF (!ctlwrlonsync OR !ctlwrhinsync) THEN
writefsm = writewait;
ELSE
writefsm = writeidle;
END IF;
bitcr[].d = bitcr[].q;
bitbpr[].d = bitbpr[].q;
WHEN writehilo =>
CASE ctladdr[O] IS
WHEN BITCR_ADDR =>
bitcr[].d = ctldata[11..0];
bitbpr[].d = bitbpr[]l.q;
WHEN BITBPRADDR =>
bitcr[].d = bitcr[].q;
bitbpr[15..0].d = ctldata[15...0];
END CASE;
writefsm = writewait;
WHEN writelow =>
CASE ctladdr[O] IS
WHEN BITCRADDR =>
bitcr[].d = ctldata[11..0];
bitbpr[7..0].d = bitbpr[7..0].q;
WHEN BITBPR_ADDR =>
bitcr[].d = bitcr[].q;
bitbpr[7..0].d = ctldata[7..0];
END CASE;
bitbpr[15..8].d = bitbpr[15..8].q;
writefsm = writewait;
WHEN writehigh =>
IF (ctladdr[O] == BITBPRADDR) THEN
bitbpr[15..8 .d = ctldataC15..8];
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ELSE
bitbpr[15..8].d = bitbpr[15..8].q;
END IF;
bitcr[] .d = bitcr[].q;
bitbpr[7..0].d = bitbpr[7..O].q;
writefsm = writewait;
WHEN writewait =>
IF (ctlwrlonsync AND ctlwrhinsync) THEN
writefsm = writeidle;
ELSE
writefsm = writewait;
END IF;
bitcr[].d = bitcr[]l.q;
bitbpr[]l.d = bitbpr[].q;
END CASE;
% Duty-cycle Calculations %
count[7..0].clk = GLOBAL(clk);
count[7..O].clrn = resetnsync[O].q AND ismcrO AND bitcr[O].q;
dutyfsm.clk = GLOBAL(clk);
dutyfsm.reset = !resetnsync[O].q OR !ismcrO OR !bitcr[O].q;
enable.clk = GLOBAL(clk);
enable.s = !resetnsync[O].q OR ((dutyfsm == eight)
AND count_done AND !count[O].q) OR !bitcr[O].q;
count_done = (count[7..1] == B"1111111");
CASE (dutyfsm) IS
WHEN one =>
IF ((bitcr[3..1] == B"000") AND count_done AND
!count[O].q) THEN
enable.r = VCC;
count[] = count[] + 1;
ELSIF (countdone AND count [0] .q) THEN
count[].d = GND;
dutyfsm = two;
ELSIF (fifo2efn8out) THEN
count[] = count[] + 1;
ELSE
count[].d = GND;
END IF;
WHEN two =>
IF ((bitcr[3..1] == B"0OO1") AND count_done AND
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!count[O].q) THEN
enable.r = VCC;
count[] = count[] + 1;
ELSIF (count_done AND count[O .q) THEN
count[].d = GND;
dutyfsm = three;
ELSE
count[] = count[] + 1;
END IF;
WHEN three =>
IF ((bitcr[3..11 == B"010") AND count_done AND
!count[O.q) THEN
enable.r = VCC;
count[] = countE[] + 1;
ELSIF (count_done AND count [0.q) THEN
count[].d = GND;
dutyfsm = four;
ELSE
count[] = count[] + 1;
END IF;
WHEN four =>
IF ((bitcr[3..1] == B"011") AND count_done AND
!count[O].q) THEN
enable.r = VCC;
count[] = countE[] + 1;
ELSIF (count_done AND count[O].q) THEN
count[].d = GND;
dutyfsm = five;
ELSE
count[] = count[] + 1;
END IF;
WHEN five =>
IF ((bitcr[3..1] == B"100") AND count_done AND
!count[O].q) THEN
enable.r = VCC;
count[] = count[] + 1;
ELSIF (count_done AND count[O].q) THEN
count[].d = GND;
dutyfsm = six;
ELSE
count[] = count[] + 1;
END IF;
WHEN six =>
IF ((bitcr[3..1] == B"101") AND count_done AND
!count[Ol.q) THEN
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enable.r = VCC;
count[] = count[] + 1;
ELSIF (count_done AND count [0.q) THEN
count[].d = GND;
dutyfsm = seven;
ELSE
count[] = count[] + 1;
END IF;
WHEN seven =>
IF ((bitcr[3..1] == B"i10") AND count_done AND
!count[O].q) THEN
enable.r = VCC;
count[] = count[] + 1;
ELSIF (count_done AND count [0].q) THEN
count[].d = GND;
dutyfsm = eight;
ELSE
count[] = count[] + 1;
END IF;
WHEN eight =>
IF (count_done AND !count[01.q) THEN
count[] = countE[] + 1;
ELSIF (count_done AND count[0 .q) THEN
count[] .d = GND;
dutyfsm = one;
ELSE
count[] = count[] + 1;
END IF;
END CASE;
% GBC Data Bus %
sdoeoutn = !bitcr[0] .q;
sd[].oe = !sdoeinn;
sd[] = sd_q[].q;
sd_q[].clk = GLOBAL(clk);
sd_q[.clrn = resetnsync[O].q;
sd_q[].ena = ! ((datafsm == bitlow) OR (datafsm == bitgo));
IF (bitcr[7 .q) THEN
sd_q[] = prn[].q;
ELSIF (alt.q) THEN
sd_q[] = !bitbpr[].q;
ELSE
sd_q[] = bitbpr[].q;
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END IF;
% Channel 2 Status Flags %
fifo2efnsync[].clk = GLOBAL(clk);
fifo2efnsync[].clrn = fifo2efn7in AND resetnsync[O]oq;
fifo2efnsyncl[1.d = fifo2efn7in;
fifo2hfnsync[1.clk = GLOBAL(clk);
fifo2hfnsync[].clrn = resetnsync[O0].q;
fifo2hfnsync[1].d = fifo2hfn7in;
% Data Interface%
fifo2efn8out.clk = GLOBAL(clk);
fifo2hfn8out.clk = GLOBAL(clk);
IF (bitcr[O].q) THEN
fifo2efn8out.clrn = enable.q;
fifo2efn8out.d = enable.q;
fifo2hfn8out.d = GND;
ELSE
fifo2efn8out.clrn = fifo2efn7in;
fifo2efn8out.d = fifo2efnsync[ll.q;
fifo2hfn8out.d = fifo2hfnsync[11.q;
END IF;
IF (bitcr[O].q) THEN
fifo2rdn7out = VCC;
fifo2oen7out = VCC;
ELSE
fifo2rdn70out = fifo2rdn8in;
fifo2oen7out = fifo2oen8in;
END IF;
% Alternating Data Pattern %
alt.clk = GLOBAL(clk);
alt.clrn = resetnsync[O].q;
% 16-Bit PRN Generator %
prn[].clk = GLOBAL(clk);
prn[].ena = prnena;
prn[].clrn = resetnsync[O].q;
prnload.clk = GLOBAL(clk);
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prnload.prn = resetnsync[0 .q;
16 bit PRN algorithm
O is found
1 is found
2 is found
3 is found
4 is found
5 is found
6 is found
7 is found
by XORing old bits:
by XORing old bits:
by XORing old bits:
by XORing old bits:
by XORing old bits:
by XORing old bits:
by XORing old bits:
by XORing old bits:
4 8 10 11 12 13 15
0 2 3 9 11 12 13 14
1 3 4 10 12 13 14 15
0 3 4 11 13 14 15
0 1 2 3 4 12 14 15
0 1 4 13 15
0 1 3 14
1 2 4 15
New bit 8 is found by delaying bit 0
New bit 9 is found by delaying bit 1
New bit 10 is found by delaying bit 2
New bit 11 is found by delaying bit 3
12 is found
13 is found
14 is found
15 is found
by delaying bit 4
by delaying bit 5
by delaying bit 6
by delaying bit 7
IF (prnload.q) THEN
prn[].d = bitbpr[].q;
ELSE
prn[15..81 = prn[7..O];
prn[71 = t2 $ t8;
prn[6] = d2;
prn[51 = t2 $ t5 $ prn13;
prn[41 = d2 $ d3;
prn[31 = d4 $ d5;
prn[21 = d6 $ d7;
prn[l] = d4 $ d8;
prn[O] = t2 $ t3 $ t4;
END IF;
% Temporary Variables %
tl = prn3 $ prn14;
t2 = prn4 $ prn15;
t3 = prnll $ prn13;
t4 = prn8 $ prnlO $ prn12;
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New
New
New
New
New
New
New
New
bit
bit
bit
bit
bit
bit
bit
bit
New
New
New
New
o
bit
bit
bit
bit
t5 = prnO $ prnl;
t6 = prn2 $ prnl2;
t7 = prnl $ prnlO $ prnl3;
t8 = prnl $ prn2;
t9 = prnO $ prn9;
d2 = tl $ t5;
d3 = t2 $ t6;
d4 = tl $ t3;
d5 = prn[O1 $ t2;
d6 = tl $ t7;
d7 = t2 $ prn[121;
d8 = t6 $ t9;
% BIT FSM %
datafsm.clk = GLOBAL(clk);
datafsm.reset = !resetnsync[O].q OR !ismcrO OR !bitcr[O].q;
CASE datafsm IS
WHEN bitstop =>
IF (fifo2rdn8in AND bitcr[O].q AND fifo2efn8out.q)
THEN
prnload.d = GND;
datafsm = bithigh;
ELSE
prnload.d = VCC;
prnena = VCC;
datafsm = bitstop;
END IF;
alt.d = GND;
WHEN bitgo =>
alt.d = alt.q;
IF (!bitcr[O].q) THEN
datafsm = bitstop;
ELSIF (fifo2rdn8in AND fifo2efn8out.q) THEN
prnena = GND;
datafsm = bithigh;
ELSE
datafsm = bitgo;
END IF;
WHEN bithigh =>
alt.d = alt.q;
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IF (!fifo2rdn8in) THEN
prnena = VCC;
datafsm = bitlow;
ELSIF (fifo2efn8out.q) THEN
datafsm = bithigh;
ELSE
datafsm = bitgo;
END IF;
WHEN bitlow =>
% Generate the Alternating Pattern %
alt.d = !alt.q;
IF (!bitcr[Olq) THEN
datafsm = bitstop;
ELSIF (fifo2rdn8in AND fifo2efn8out.q) THEN
prnena = VCC;
datafsm = bithigh;
ELSE
prnena = VCC;
datafsm = bitgo;
END IF;
END CASE;
END;
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Appendix D
Timing Diagrams
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Figure D-1: Control Module EPLD (13021) Timing Diagram
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i
Label Description Min (ns) Max (ns)
Trdnsync Control read strobe, CTLRDN,
synchronization delay 0 6
Twrnsync Control write strobes, CTLWRLON
and CTLWRHIN,
synchronization delay 0 6
Tctldata CTLDATA bus data tri-state to
data valid propagation delay 0 17
Trdfsm Control read FSM propagation delay 0 10
Tctloen CTLDATA bus output enable
propagation delay 0 12
Tctldoen CTLDATA bus data valid to data
tri-state propagation delay 0 7
Tackn Control acknowledge signal, ACKN,
delay 0 6
Tdataready Control interface ACKN
assertion timing constraint 0 -
Twrftsm Control write FSM propagation
delay 0 10
Treg Control register propagation delay 0 6
Tdh Control interface data bus hold time 10 10
Taddrlen 74FCT573A ADDRLEN (address latch
enable) delay 0 7
T573 74FCT573A transparent latch data
disable delay 0 13
Trdnoen Control data bus output enable
delay 0 10
Tdackn Control interface acknowledge, ACKN,
disable delay 0 17
Tackoff Control interface acknowledge, ACKN,
disable constraint 0 100
Tdz Control interface data bus data valid to
tri-state constraing 0 100
Table D.1: Control Module EPLD (13201) Timing Diagram Parameters
179
£Li
-
L
9i-ii
S
' E i X S E
Figure D-2: BIT EPLD (13022) Control Register Timing Diagram
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Label [ Description Min (ns) Max (ns)
Tctlrdn Control read strobe, CTLRDN,
synchronization delay 0 6
Tclwrn Control write strobes, CTLWRLON
and CTLWRHIN, synchronization delay 0 6
Tctldata CTLDATA bus data tri-state to
data valid propagation delay 0 17
Trdfsm Control read FSM propagation delay 0 10
Tctloen CTLDATA bus output enable
propagation delay 0 10
T573 Delay until address invalid at
74FCT573A transparent latch 0 13
Tctldoen CTLDATA bus data valid to data
tri-state propagation delay 0 7
Tackn Control acknowledge signal,
ACKN, delay 0 6
Tdataready Control interface ACKN assertion
timing constraint 0 -
Twrftsm Control write FSM propagation
delay 0 10
Treg Control register propagation delay 0 6
Tdh Control interface data bus hold time 10 10
Table D.2: Data
rameters
Module BIT EPLD (13022) Control Register Timing Diagram Pa-
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Figure D-3: Receiver Module EPLD (12847) Timing Diagram
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Label Description Min (ns) Max (ns)
Trdfsm Control read FSM propagation delay 0 5
Twrfsm Control write FSM propagation delay 0 5
Toe CTLOEOUTN signal propagation delay 12 12
Tack Channel ACKN signal propagation delay 5 5
Tdoe CTLOEOUTN disable propagation delay 10 10
Tdack Channel ACKN disable propagation delay 17 17
Treg Register ckock-to-Q propagation delay 0 10
Ttd TAXI output data bus propagation delay 0 16
Tstrb TAXI strobe propagation delay 16 28
Tfcycle FCYCLE propagation delay 5 5
Ttclkdel TCLKDEL propagation delay 0 8
Tdf FIFOWRTN signal disable propagation delay 11 11
Tdd TCLKDEL disable propagation delay 7 7
Tfw FIFOWRTN signel propagation delay 0 5
Tfds Channel FIFO buffer memory setup time 11 -
Tfd FIFO input data propagation delay 0 5
Ttds Guaranteed TAXI strobe to data delay 11 11
Tctldata CTLDATA bus valid data delay 0 19
Table D.3: Receiver Module EPLD (12847) Timing Diagram Parameters
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Figure D-4: Arbiter EPLD (12848) Timing Diagram
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Label Description Min (ns) Max (ns)
Tfsm Arbiter FSM propagation delay 0 6
Tflrdn Channel 1 FIFO buffer memory read
strobe delay 0 6
Tsa Sample address bus propagation delay 0 6
Tflefn Channel 1 FIFO empty flag delay 0 15
Tcarl Channel 1 address generation delay 0 6
Tgfwrtn GBCFIFOWRTN write strobe
propagation delay 0 6
Tfloen Channel 1 FIFO output enable delay 0 6
T574 Clock-to-Q delay of a 74FCT574A register 0 6.5
Tgsu GBCFIFOWRTN data setup time 6 -
Tghd GBCFIFOWRTN data hold time 3 -
T574oe Output disable delay of a 74FCT574A
register 0 5.5
Tf2efn Synchronized Channel 2 FIFO empty flag delay
from 13022 0 6
Tf2rdn Channel 2 FIFO buffer memory read
strobe delay 0 6
Tf2oen Channel 2 FIFO output enable delay 0 6
Tcar2 Channel 2 address generation delay 0 6
Tfsmsu Arbiter FSM setup time for Channel 1
status flags 24 -
Tfsmsu Arbiter FSM setup time for channel FIFO
buffer memory status flags 24
Table D.4: Data Module Arbiter EPLD (12848) Timing Diagram Parameters
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Figure D-5: BIT EPLD (13022) Operation Timing Diagram
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Label I Description M in (ns) Max (ns)
Tf2efn Channel 2 FIFO empty flag generation
delay in 13022 0 5
Tf2rdn Channel 2 FIFO buffer memory read strobe
generation delay in 12848 0 6
Tgfwrtn GBCFIFOWRTN write strobe generation
delay in 12848 0 6
Tsa Sample address bus propagation delay in
12848 0 6
Tdatafsm BIT FSM, DATAFSM, propagation delay
in 13022 0 10
Talt Alternating pattern generation delay in
13022 0 6
Tsd Sample BIT data bus propagation delay in
13022 0 6
Tprn PRN pattern generation delay in 13022 0 5
Tgfsu GBCFIFOWRTN data setup time constraint 6 -
Tgfhd GBCFIFOWRTN data hold time constraint 3
Tdfsmsu BIT FSM, DATAFSM, setup time constraint 8
Table D.5: Data Module BIT EPLD (13022) Operation Timing Diagram Parameters
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